EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 20

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
1–20
Figure 1–5. Stratix IV GT Device Packaging Ordering Information
Document Revision History
Table 1–10. Document Revision History (Part 1 of 2)
Stratix IV Device Handbook Volume 1
February 2011
March 2010
November 2009
F: FineLine BGA (FBGA)
H: Hybrid FineLine BGA
Package Type
Date
2 = 230k LEs
3 = 290k LEs
4 = 360k LEs
5 = 530k LEs
Family S i g n a t u r e
Aggregate Bandwidth
Device Density
Version
Figure 1–5
Table 1–10
3.0
3.2
3.1
EP4S
40G
100G
EP4S
40G
Updated
Applied new template.
Minor text edits.
Updated Table 1–1, Table 1–2, and Table 1–7.
Updated Figure 1–3.
Updated the “Stratix IV GT Devices” section.
Added two new references to the Introduction section.
Minor text edits.
Updated the “Stratix IV Device Family Overview”, “Feature Summary”, “Stratix IV GT
Devices”, “High-Speed Transceiver Features”, “FPGA Fabric and I/O Features”, “Highest
Aggregate Data Bandwidth”, “System Integration”, and “Integrated Software Platform”
sections.
Added Table 1–3, Table 1–6, and Table 1–9.
Updated Table 1–1, Table 1–2, Table 1–4, Table 1–5, Table 1–7, and Table 1–8.
Updated Figure 1–3, Figure 1–4, and Figure 1–5.
Minor text edits.
shows the ordering codes for Stratix IV GT devices.
lists the revision history for this chapter.
230
2
Table 1–7
F
Corresponds to pin count
40 = 1517 pins
45 = 1932 pins
Ball Array Dimension
40
and
Table
C
1–8.
2
Changes
ES
Chapter 1: Overview for the Stratix IV Device Family
ES: Engineering sample
Indicates specific device options
N: Lead-free devices
1, 2, 3 with 1 being the fastest
C: Commercial temperature (t
I :
Operating Temperature
Speed Grade
Optional Suffix
Industrial temperature (t
February 2011 Altera Corporation
Document Revision History
J
= 0°C to 100°C)
J
= 0 C to 85 C)

Related parts for EP4SE530H40I3