XC4VFX100-10FFG1517I Xilinx Inc, XC4VFX100-10FFG1517I Datasheet - Page 388

no-image

XC4VFX100-10FFG1517I

Manufacturer Part Number
XC4VFX100-10FFG1517I
Description
IC FPGA VIRTEX-4FX 100K 1517FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX100-10FFG1517I

Number Of Logic Elements/cells
94896
Number Of Labs/clbs
10544
Total Ram Bits
6930432
Number Of I /o
768
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX100-10FFG1517I
Manufacturer:
XILINX
Quantity:
55
Part Number:
XC4VFX100-10FFG1517I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX100-10FFG1517I
Manufacturer:
XILINX
0
Chapter 8: Advanced SelectIO Logic Resources
Table 8-7: OSERDES Port List and Definitions
388
OQ
SHIFTOUT1
SHIFTOUT2
TQ
CLK
CLKDIV
D1 – D6
Port Name
OSERDES Primitive
OSERDES Ports
Output
Output
Output
Output
Input
Input
Input
Type
The OSERDES primitive is shown in
Table 8-7
1 (each)
Width
1
1
1
1
1
1
SHIFTIN1
SHIFTIN2
CLK
CLKDIV
D1
D2
D3
D4
D5
D6
OCE
REV
SR
T1
T2
T3
T4
TCE
lists the available ports in the OSERDES primitive.
Data path output.
Carry out for data width expansion. Connect to SHIFTIN1 of master OSERDES.
See
Carry out for data width expansion. Connect to SHIFTIN2 of master OSERDES.
See
3-state control output.
High-speed clock input. Clocks serialized data to OQ output.
Divided clock input. Clocks parallel data at D1-D6 inputs into OSERDES.
Parallel data inputs.
“OSERDES Width
“OSERDES Width
www.xilinx.com
Figure 8-15: OSERDES Primitive
Expansion”.
Expansion”.
Figure
8-15.
Description
UG070 (v2.6) December 1, 2008
Virtex-4 FPGA User Guide
UG070_8_19_031208
SHIFTOUT1
SHIFTOUT2
TQ
OQ
R

Related parts for XC4VFX100-10FFG1517I