XC4VFX140-10FFG1517I Xilinx Inc, XC4VFX140-10FFG1517I Datasheet - Page 172
XC4VFX140-10FFG1517I
Manufacturer Part Number
XC4VFX140-10FFG1517I
Description
IC FPGA VIRTEX-4FX 140K 1517FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r
Specifications of XC4VFX140-10FFG1517I
Number Of Logic Elements/cells
142128
Number Of Labs/clbs
15792
Total Ram Bits
10174464
Number Of I /o
768
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC4VFX140-10FFG1517I
Manufacturer:
XILINX
Quantity:
214
Company:
Part Number:
XC4VFX140-10FFG1517I
Manufacturer:
Xilinx Inc
Quantity:
10 000
- Current page: 172 of 406
- Download datasheet (6Mb)
Chapter 4: Block RAM
172
FASTCLK (400 MHz)
WREN (From User)
WRCLK (125 MHz)
WM
Writ
Wr
Notes:
Timing Diagram
•
•
•
•
•
•
The timing diagram for the worst-case write condition is shown in
diagram depicts two back-to-back FIFO write cycles. This is a “worst-case” diagram,
because the rising edge of WRCLK slightly trails the rising edge of FASTCLK when write
enable (WREN) is TRUE. Please refer to
asynchronous to FASTCLK and the leading edge of WM might be metastable. FASTCLK
and WRCLK depictions are drawn to scale, relative to each other.
The Read timing is similar to the Write timing shown in
The ALMOSTEMPTY flag is delayed from 1 to 2 RDCLK periods after the condition is
detected.
The ALMOSTFULL flag is delayed from 1 to 2 WRCLK periods after the condition is
detected.
The DCM generating the FASTCLK clock must be locked before the FIFOs can be
used. (The STARTUP_WAIT attribute can be used to make sure that the DCMs are
locked before the configuration is done.)
The FASTCLK clock must be continuously available when any of the FIFOs in the
system are being used. (Monitor the LOCK signals from all the DCMs to make sure
that the FASTCLK clock is running. If LOCK goes Low, the DCMs should be reset.)
For this design to work properly the maximum words in the FIFO16 must never
exceed the nominal maximum - 3; e.g., a 512 word FIFO must never contain more than
509 words.
This work-around does not currently provide a FULL flag. However, the EMPTY flag
from the FIFO16 can be used.
Figure 4-30: Write Timing Diagram
www.xilinx.com
Figure 4-27
for signals Wr and WM. Signal Wr is
Figure
UG070 (v2.6) December 1, 2008
4-30.
Virtex-4 FPGA User Guide
Figure
4-30. The
UG070_c4_31_020307
R
Related parts for XC4VFX140-10FFG1517I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPGA VIRTEX-4FX 140K 1517FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4FX 140K 1517FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4FX 1517FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
Platform Flash In-System Programmable Configuration PROMS
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 64VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet: