XC4010D-5PQ160C Xilinx Inc, XC4010D-5PQ160C Datasheet - Page 27
![no-image](/images/no-image-200.jpg)
XC4010D-5PQ160C
Manufacturer Part Number
XC4010D-5PQ160C
Description
IC LOGIC CL ARRAY 10K GAT 160PQ
Manufacturer
Xilinx Inc
Series
XC4000r
Datasheet
1.XC4003-6PQ100C.pdf
(40 pages)
Specifications of XC4010D-5PQ160C
Number Of Logic Elements/cells
950
Number Of Labs/clbs
400
Number Of I /o
129
Number Of Gates
10000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
160-BQFP
Case
QFP160
Dc
96+
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Total Ram Bits
-
Other names
122-1072
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4010D-5PQ160C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
externally, the device determines its configuration mode
by capturing its status inputs, and is ready to start the
configuration process. A master device waits an additional
Notes: 1. At power-up, V
Master Serial Mode Programming Switching Characteristics
CCLK
Serial Data In
Serial DOUT
2. Configuration can be controlled by holding INIT Low with or until after the INIT of all daisy-chain slave mode devices
3. Master-serial-mode timing is based on testing in slave mode.
(Output)
(Output)
PROGRAM Low until V
is High.
CCLK
n – 3
CC
must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling
Description
Data In setup
Data In hold
1
CC
T
is valid.
DSCK
n
n – 2
2 T
1
2
2-33
CKDS
Symbol
n + 1
up to 250 s to make sure that all slaves in the potential
daisy-chain have seen INIT being High.
T
T
DSCK
CKDS
n – 1
Min
20
0
n + 2
Max
n
Units
ns
ns
X3223