CY7C63001A-PC Cypress Semiconductor Corp, CY7C63001A-PC Datasheet - Page 4

no-image

CY7C63001A-PC

Manufacturer Part Number
CY7C63001A-PC
Description
IC MCU 8 BIT 12MH 128B 20-DIP
Manufacturer
Cypress Semiconductor Corp
Series
M8™r
Datasheet

Specifications of CY7C63001A-PC

Applications
USB Microcontroller
Core Processor
M8A
Program Memory Type
OTP (4 kB)
Controller Series
CY7C630xx
Ram Size
128 x 8
Interface
USB
Number Of I /o
12
Voltage - Supply
4 V ~ 5.25 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
20-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
Q1964897

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C63001A-PC
Manufacturer:
CYPRESS
Quantity:
15 920
Part Number:
CY7C63001A-PC
Manufacturer:
CYPRESS
Quantity:
364 035
Part Number:
CY7C63001A-PC
Manufacturer:
CYP
Quantity:
734
Part Number:
CY7C63001A-PC
Manufacturer:
CY
Quantity:
1 000
Part Number:
CY7C63001A-PC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
6.1.3
The USB Controller includes 128 bytes of data RAM. The
upper 16 bytes of the data memory are used as USB FIFOs
for Endpoint 0 and Endpoint 1. Each endpoint is associated
with an 8-byte FIFO.
The USB controller includes two pointers into data RAM, the
Program Stack Pointer (PSP) and the Data Stack Pointer
(DSP). The value of PSP after reset is 0x00. The PSP incre-
ments by two whenever a CALL instruction is executed and it
decrements by two whenever a RET instruction is used.
Document #: 38-08026 Rev. *A
Data Memory Organization
after reset
PC
Figure 6-1. Program Memory Space
Address
0x000C
0x0FFF
0x000A
0x000E
0x07FF
0x0000
0x0002
0x0004
0x0006
0x0008
0x0010
Reset Vector
Interrupt Vector – 128 s
Interrupt Vector – 1.024 ms
Interrupt Vector – USB Endpoint 0
Interrupt Vector – USB Endpoint 1
Reserved
Interrupt Vector – GPIO
Interrupt Vector – Cext
On-chip program Memory
2K ROM (CY7C63000A, CY7C63100A)
4K ROM (CY7C63001A, CY7C63101A)
The DSP pre-decrements by one whenever a PUSH
instruction is executed and it increments by one after a POP
instruction is used. The default value of the DSP after reset is
0x00, which would cause the first PUSH to write into USB
FIFO space for Endpoint 1. Therefore, the DSP should be
mapped to a location such as 0x70 before initiating any data
stack operations. Refer to the Reset section for more infor-
mation about DSP remapping after reset. Figure 6-2 illustrates
the Data Memory Space.
CY7C63001A
CY7C63101A
Page 4 of 25

Related parts for CY7C63001A-PC