CY7C63513-PVXC Cypress Semiconductor Corp, CY7C63513-PVXC Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C63513-PVXC
Manufacturer Part Number
CY7C63513-PVXC
Description
IC MCU 8K USB LS PERIPH 48-SSOP
Manufacturer
Cypress Semiconductor Corp
Series
M8™r
Datasheet
1.CY7C63413-PVC.pdf
(33 pages)
Specifications of CY7C63513-PVXC
Applications
USB Microcontroller
Core Processor
M8B
Program Memory Type
OTP (8 kB)
Controller Series
CY7C635xx
Ram Size
256 x 8
Interface
PS2, USB
Number Of I /o
40
Voltage - Supply
4 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
15.2.2
There are two timer interrupts: the 128 s interrupt and the 1.024 ms interrupt. The user should disable both timer interrupts
before going into the suspend mode to avoid possible conflicts between servicing the interrupts first or the suspend request first.
15.2.3
There are three USB endpoint interrupts, one per endpoint. The USB endpoints interrupt after the either the USB host or the USB
controller sends a packet to the USB.
15.2.4
Each DAC I/O pin can generate an interrupt, if enabled.The interrupt polarity for each DAC I/O pin is programmable. A positive
polarity is a rising edge input while a negative polarity is a falling edge input. All of the DAC pins share a single interrupt vector,
which means the firmware will need to read the DAC port to determine which pin or pins caused an interrupt.
Please note that if one DAC pin triggered an interrupt, no other DAC pins can cause a DAC interrupt until that pin has returned
to its inactive (non-trigger) state or the corresponding interrupt enable bit is cleared. The USB Controller does not assign interrupt
priority to different DAC pins and the DAC Interrupt Enable Register is not cleared during the interrupt acknowledge process.
15.2.5
Each of the 32 GPIO pins can generate an interrupt, if enabled. The interrupt polarity can be programmed for each GPIO port as
part of the GPIO configuration. All of the GPIO pins share a single interrupt vector, which means the firmware will need to read
the GPIO ports with enabled interrupts to determine which pin or pins caused an interrupt.
Please note that if one port pin triggered an interrupt, no other port pins can cause a GPIO interrupt until that port pin has returned
to its inactive (non-trigger) state or its corresponding port interrupt enable bit is cleared. The USB Controller does not assign
interrupt priority to different port pins and the Port Interrupt Enable Registers are not cleared during the interrupt acknowledge
process.
16.0
Table 16-1. USB Register Mode Encoding
Isochronous Out
Nak Out - Status
Ack Out - Status
Status Out Only
Nak In - Status
Isochronous In
Ack In - Status
Status In Only
Ignore In/Out
Stall In/Out
Nak In/Out
Nak Out
Ack Out
Disable
Nak In
Ack In
Mode
Out
Out
In
In
Timer Interrupt
USB Endpoint Interrupts
DAC Interrupt
GPIO Interrupt
Truth Tables
Encoding
0110
1100
1101
1111
0000
0001
0010
0011
0100
0101
0111
1000
1001
1010
1011
1110
accept
accept
accept
accept
accept
accept
accept
accept
accept
ignore
ignore
ignore
ignore
ignore
ignore
ignore
Setup
ignore
ignore
ignore
TX cnt
TX cnt
TX cnt
ignore
ignore
NAK
TX 0
TX 0
TX 0
NAK
NAK
stall
stall
In
always
ignore
ignore
ignore
ignore
ignore
Check
check
check
NAK
NAK
ACK
NAK
ACK
stall
stall
Out
24
Comments
than 0000”
For Control endpoints
For Control endpoints
For Control endpoints
ments)” In Only
For Control Endpoints
ments)”
Ignore all USB traffic to this endpoint
“Forced from Setup on Control endpoint, from modes other
“(available to low speed devices, future USB spec enhance-
“(available to low speed devices, future USB spec enhance-
An ACK from mode 1001 --> 1000
This mode is changed by SIE on issuance of ACK --> 1000
An ACK from mode 1011 --> 1010
This mode is changed by SIE on issuance of ACK --> 1010
An ACK from mode 1101 --> 1100
This mode is changed by SIE on issuance of ACK --> 1100
An ACK from mode 1111 --> 111 Ack In - Status Out
This mode is changed by SIE on issuance of ACK -->1110
CY7C63411/12/13
CY7C63511/12/13