GDPXA255A0E200 Intel, GDPXA255A0E200 Datasheet - Page 13

no-image

GDPXA255A0E200

Manufacturer Part Number
GDPXA255A0E200
Description
IC MICRO PROCESSOR 200MHZ 256BGA
Manufacturer
Intel
Datasheets

Specifications of GDPXA255A0E200

Processor Type
XScale®
Speed
200MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
852055

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
GDPXA255A0E200
Manufacturer:
VISHAY
Quantity:
34 000
Part Number:
GDPXA255A0E200
Manufacturer:
Intel
Quantity:
10 000
Intel® PXA255 Processor Electrical, Mechanical, and Thermal Specification
FFRI/
GPIO[38]
FFDTR/
GPIO[40]
FFRTS/
GPIO[41]
Bluetooth UART Pins
BTRXD/
GPIO[42]
BTTXD/
GPIO[43]
BTCTS/
GPIO[44]
BTRTS/
GPIO[45]
Standard UART and ICP Pins
IRRXD/
GPIO[46]
IRTXD/
GPIO[47]
Hardware UART Pins
HWRXD/
GPIO[42/49]
HWTXD/
GPIO[43/48]
HWCTS/
GPIO[44/50]
HWRTS/
GPIO[45/51]
MMC Controller Pins
MMCMD
MMDAT
nPCE[2]/
GPIO[53]
L_DD[9]/
GPIO[67]
Pin Name
Table 3.
Pin and Signal Descriptions for the PXA255 Processor (Sheet 5 of 9)
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
ICOCZ
Type
Full function UART ring indicator. (input)
Full function UART data-terminal-ready. (output)
Full function UART request-to-send. (output)
Bluetooth UART receive. (input)
Bluetooth UART transmit. (output)
Bluetooth UART clear-to-send. (input)
Bluetooth UART request-to-send. (output)
IrDA receive signal. (input) Receive pin for the FIR
function.
Standard UART receive. (input)
IrDA transmit signal. (output) Transmit pin for the
Standard UART, SIR and FIR functions.
Standard UART transmit. (output)
Hardware UART receive. (input)
Hardware UART transmit. (output)
Hardware UART clear-to-send. (input)
Hardware UART data-terminal-ready. (output)
Multimedia card command. (bidirectional)
Multimedia card data. (bidirectional)
PCMCIA card enable 2. (outputs) Selects a PCMCIA
card. Bit one enables the high byte lane and bit zero
enables the low byte lane.
MMC clock. (output) Clock signal for the MMC controller.
LCD display data. (output) Transfers pixel information
from the LCD controller to the external LCD panel.
MMC chip select 0. (output) Chip select 0 for the MMC
controller.
Signal Descriptions
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Pulled High -
Note[1]
Hi-Z
Hi-Z
Pulled High -
Note[1]
Pulled High -
Note[1]
Reset State
Package Information
Note [3]
Note [3]
Note [3]
Note [3]
Note [3]
Note [3]
Note [3]
Note [3]
Note [3]
Note [3]
Note [3]
Note [3]
Note [3]
Hi-Z
Hi-Z
Note [5]
Note [3]
Sleep State
13

Related parts for GDPXA255A0E200