USBN9603SLBX National Semiconductor, USBN9603SLBX Datasheet - Page 36

• Manufacturer Part Number: USBN9603SLBX
• Description: IC CTRLR FULL SPEED 28-LAMCSP
• Manufacturer: National Semiconductor

Specifications of USBN9603SLBX

• Controller Type: USB 2.0 Controller
• Interface: Parallel/Serial
• Voltage - Supply: 3 V ~ 5.5 V
• Current - Supply: 30mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 28-Laminate CSP
• For Use With: USBN9604-HS-EB - KIT NODE CONTROLLER SAMPLE
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: USBN9603SLBX; USBN9603SLBX/NOPB; USBN9603SLBXTR

www.national.com
7.0 Register Set
7.1.13 NAK Event Register (NAKEV)
IN
Set to 1 when a NAK handshake is generated for an enabled address/endpoint combination (AD_EN in the Function Ad-
dress, FAR, register is set to 1 and EP_EN in the Endpoint Control, EPCx, register is set to 1) in response to an IN token.
This bit is cleared when the register is read.
OUT
Set to 1 when a NAK handshake is generated for an enabled address/endpoint combination (AD_EN in the FAR register is
set to 1 and EP_EN in the EPCx register is set to 1) in response to an OUT token. This bit is not set if NAK is generated as
result of an overrun condition. It is cleared when the register is read.
7.1.14 NAK Mask Register (NAKMSK)
When set and the corresponding bit in the NAKEV register is set, the NAK bit in the MAEV register is set. When cleared, the
corresponding bit in the NAKEV register does not cause NAK to be set.
7.2 TRANSFER REGISTERS
7.2.1
TXWARN
Transmit Warning. Set to 1 when the respective transmit endpoint FIFO reaches the warning limit, as specified by the TFWL
bits of the respective TXCx register, and transmission from the respective endpoint is enabled. This bit is cleared when the
warning condition is cleared by either writing new data to the FIFO when the FIFO is flushed, or when transmission is done,
as indicated by the TX_DONE bit in the TXSx register.
RXWARN
Receive Warning. Set to 1 when the respective receive endpoint FIFO reaches the warning limit, as specified by the RFWL
bits of the respective EPCx register. This bit is cleared when the warning condition is cleared by either reading data from the
FIFO or when the FIFO is flushed.
FIFO Warning Event Register (FWEV)
RXFIFO3 RXFIFO2 RXFIFO1
RXFIFO3 RXFIFO2 RXFIFO1
bit 7
bit 7
bit 7
0
0
0
(Continued)
RXWARN3-1
bit 6
bit 6
bit 6
0
0
0
r
OUT3-0
CoR
Same Bit Definition as NAKEV Register
bit 5
bit 5
bit 5
0
0
0
Reserved
FIFO0
bit 4
bit 4
bit 4
0
0
-
-
r/w
36
TXFIFO3 TXFIFO2 TXFIFO1
TXFIFO3 TXFIFO2 TXFIFO1
bit 3
bit 3
bit 3
0
0
0
TXWARN3-1
bit 2
bit 2
bit 2
0
0
0
r
IN3-0
CoR
bit 1
bit 1
bit 1
0
0
0
Reserved
FIFO0
bit 0
bit 0
bit 0
0
0
-
-
-