DP83934AVQB National Semiconductor, DP83934AVQB Datasheet - Page 80

no-image

DP83934AVQB

Manufacturer Part Number
DP83934AVQB
Description
IC CTRLR ORIENT NETWORK 160PLCC
Manufacturer
National Semiconductor
Datasheet

Specifications of DP83934AVQB

Controller Type
Network Interface Controller (NIC)
Interface
Twisted Pair
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
140mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
160-MQFP, 160-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
*DP83934AVQB

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83934AVQB
Manufacturer:
NSC
Quantity:
1 831
Part Number:
DP83934AVQB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83934AVQB
Manufacturer:
NS/国半
Quantity:
20 000
9 0 AC and DC Specifications
MEMORY WRITE BMODE
Note 1 For successive read operations MWR remains high
Note 2 DS will only be asserted if the bus cycle has at least one wait state inserted
Note 3 This setup time assures that the SONIC-T terminates the memory cycle on the next bus clock (BSCK) RDYi does not need to be synchronized to the bus
clock though since it is an asynchronous input in this case RDYi is sampled during the falling edge of BSCK If the SONIC-T samples RDYi low during the T1
cycle the SONIC-T will finish the current access in a total of two bus clocks instead of three which would be the case if RDYi had been sampled low during
T2 (wait) (This is assuming that programmable wait states are set to 0 )
Note 4 One idle clock cycle (Ti) will be inserted between the last write cycle and the following read cycle in RDA and TDA operation Note that the data bus will
become TRI-STATE from the rising edge of the clock after the idle cycle (see T52 for BSCK to data TRI-STATE timing)
Number
T9
T11
T11b
T11d
T12
T12b
T12d
T15
T18
T32a
T33a
T36
T37
T39
BSCK to Address Valid Hold Time
BSCK to ADS Low
BSCK to ECS Low
BSCK to DS Low
BSCK to ADS High
BSCK to ECS High
BSCK to DS High
ADS High Width
Write Data Strobe Low Width (Note 2)
RDYi Asynchronous Setup to BSCK (Note 3)
RDYi Asynchronous Hold from BSCK
BSCK to Memory Write Data Valid Hold Time
(Note 4)
BSCK to MWR (Write) Valid (Note 1)
Write Data Valid to DS Low
e
0 ASYNCHRONOUS MODE
Parameter
(Continued)
80
Min
45
40
34
3
5
5
3
20 MHz
Max
26
26
19
17
24
29
17
50
24
Min
35
30
21
3
4
5
3
25 MHz
TL F 11719 – 62
Max
24
24
17
15
22
27
15
48
22
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for DP83934AVQB