T7115AMCDT LSI, T7115AMCDT Datasheet - Page 30
![no-image](/images/manufacturer_photos/0/4/400/lsi_sml.jpg)
T7115AMCDT
Manufacturer Part Number
T7115AMCDT
Description
Manufacturer
LSI
Datasheet
1.T7115AMCDT.pdf
(68 pages)
Specifications of T7115AMCDT
Package Type
PLCC
Lead Free Status / Rohs Status
Not Compliant
T7121 HDLC Interface for ISDN (HIFI-64)
Functional Description
Table 7. Register R0—Chip Configuration Register
* Numbers in parentheses indicate the value of each bit upon being reset.
30
Register
HWYEN
R0—B7
R0
R0
R0
R0
R0
R0
R0
R0
(0)*
R0—B6
FSPOL
Bit
B0
B1
B2
B3
B4
B5
B6
B7
(1)
Symbol
HWYEN
FLAGS
FSPOL
DINT
IPOL
ALT
BM
FE
R0—B5
(continued)
FE
(0)
Dynamic Interrupt. When this bit is 0, the interrupt bits in the interrupt
status register (R15) are cleared by a read of R15. The condition causing
the interrupt must go away and occur again in order for this interrupt to
reassert. Setting this bit to 1 causes the RF and TE bits in R15 and the
INT pin to behave dynamically. See register 15 for more details.
Interrupt Polarity. Setting this bit to 1 specifies that the hardware INT sig-
nal (pin 15) is active-high. If this bit is 0, the INT signal is active-low.
Flags. This bit specifies whether the flag pattern (01111110) or the idle
pattern (11111111) is transmitted in the absence of transmit data. When
this bit is cleared to 0, idles are sent, and when this bit is set to 1, flags are
sent. This bit is active only in HDLC mode.
Block Move. Setting this bit to 1 allows block moves to both the transmit
and receive FIFOs. The block-move feature is available only with the mul-
tiplexed address/data bus since it depends on the AD6 pin.
Alternate. Registers 11 through 13 have alternate meanings depending
on the value of this bit. The alternate registers (AR11—AR13) are
accessed by setting this bit to 1. All subsequent addressing of registers 11
through 13 then refers to the alternate registers (AR11—AR13). Returning
to registers (R11—R13) is accomplished by clearing this bit to 0.
Frame Edge. When this bit is set to 1, the frame-synchronization strobe
(FS) is sampled on the positive-going edge of the bit clock (CLKX). When
this bit is cleared to 0, FS is sampled on the negative-going edge of
CLKX.
Frame-Sync Polarity. When this bit is set to 1, the rising edge of FS indi-
cates the beginning of a frame. When this bit is cleared to 0, the negative
edge of FS indicates the beginning of a frame.
TDM Highway Enable. Setting this bit to 1 allows the HIFI-64 to commu-
nicate with a TDM bus or highway. When this bit is cleared to 0, the time-
slot features are turned off, and the HIFI-64 receive and transmit opera-
tions are controlled by the CLKX and CLKR inputs.
R0—B4
ALT
(0)
R0—B3
BM
(0)
Name/Function
R0—B2
FLAGS
(0)
R0—B1
Lucent Technologies Inc.
IPOL
(0)
Data Sheet
April 1997
R0—B0
DINT
(0)