MM912H634CV1AER2 Freescale Semiconductor, MM912H634CV1AER2 Datasheet - Page 64

no-image

MM912H634CV1AER2

Manufacturer Part Number
MM912H634CV1AER2
Description
64KS12 LIN2xLS/HS Isense
Manufacturer
Freescale Semiconductor
Series
-r
Datasheet

Specifications of MM912H634CV1AER2

Applications
Automotive
Core Processor
HCS12
Program Memory Type
FLASH (64 kB)
Controller Series
HCS12
Ram Size
6K x 8
Interface
LIN
Number Of I /o
-
Voltage - Supply
5.5 V ~ 27 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
48-LQFP Exposed Pad
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
4.6
The D2D Interface is the bus interface to the Microcontroller. Access to the MM912_634 analog die is controlled
by the D2D Interface module. This section describes the functionality of the die-to-die target block (D2D).
4.6.1
The D2D is the target for a data transfer from the target to the initiator (MCU). The initiator provides a set of configuration registers
and two memory mapped 256 Byte address windows. When writing to a window, a transaction is initiated sending a write
command, followed by an 8-bit address, and the data byte or word is received from the initiator. When reading from a window, a
transaction is received with the read command, followed by an 8-bit address. The target then responds with the data. The basic
idea is that a peripheral located on the MM912_634 analog die, can be addressed like an on-chip peripheral.
Features:
4.6.2
The D2D module is disabled in SLEEP mode. In Stop mode, the D2DINT signal is used to wake-up a powered down MCU. As
the MCU could wake-up without the MM912_634 analog die, a special command will be recognized as a wake-up event during
Stop mode. See
4.6.2.1
While in Normal or Stop mode, D2DCLK acts as input only with pull present. D2D[3:0] operates as an input/output with pull-down
always present. D2DINT acts as output only.
4.6.2.2
While in Sleep mode, all Interface data pins are pulled down to DGND to reduce power consumption.
Freescale Semiconductor
software transparent register access to peripherals on the MM912_634 analog die
256 Byte address window
supports blocking read or write, as well as non-blocking write transactions
4-bit physical bus width
automatic synchronization of the target when initiator starts driving the interface clock
generates transaction and error status as well as EOT acknowledge
providing single interrupt interface to D2D Initiator
Die to Die Interface - Target
Overview
Low Power Mode Operation
Normal Mode / Stop Mode
Sleep Mode
Section 4.4, “Modes of
The maximum allowed clock speed of the interface is limited to f
Operation.
MM912_634 Advance Information, Rev. 4.0
NOTE
D2D
.
Die to Die Interface - Target
MCU
ANALOG
64

Related parts for MM912H634CV1AER2