AD8391ARZ Analog Devices Inc, AD8391ARZ Datasheet - Page 11

• Manufacturer Part Number: AD8391ARZ
• Description: IC LINE DRVR XDSL PWR DWN 8SOIC
• Manufacturer: Analog Devices Inc
• Type: Driverr

Specifications of AD8391ARZ

• Number Of Drivers/receivers: 2/0
• Protocol: xDSL
• Voltage - Supply: 3 V ~ 12 V
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (3.9mm Width)
• For Use With: AD8391AR-EVAL - BOARD EVAL FOR AD8391
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Power-Down Feature
A three-state power-down function is available via the PWDN pin.
It allows the user to select among three operating conditions: full on,
standby, or shutdown. The –V
PWDN function. The full shutdown state is maintained when the
PWDN is at 0.8 V or less above –V
draw only 4 mA. If the PWDN pin floats, the AD8391 operates in
a standby mode with low impedance outputs and draws approxi-
mately 10 mA.
Power Supply and Decoupling
The AD8391 can be powered with a good quality (i.e., low noise)
supply anywhere in the range from 3 V to 12 V. The AD8391
can also operate on dual supplies, from 1.5 V to 6 V. In order
to optimize the ADSL upstream drive capability of +13 dBm and
maintain the best spurious free dynamic range (SFDR), the
AD8391 circuit should be powered with a well-regulated supply.
Careful attention must be paid to decoupling the power supply.
High quality capacitors with low equivalent series resistance
(ESR), such as multilayer ceramic capacitors (MLCCs), should
be used to minimize supply voltage ripple and power dissipation.
In addition, 0.1 F MLCC decoupling capacitors should be located
no more than 1⁄8 inch away from each of the power supply pins.
A large, usually tantalum, 10 F capacitor is required to provide
good decoupling for lower frequency signals and to supply current
for fast, large signal changes at the AD8391 outputs.
Bypassing capacitors should be laid out in such a manner to keep
return currents away from the inputs of the amplifiers. This will
minimize any voltage drops that can develop due to ground cur-
rents flowing through the ground plane. A large ground plane
will also provide a low impedance path for the return currents.
The V
ceramic capacitor. This will help prevent any high frequency
components from finding their way to the noninverting inputs of
the amplifiers.
Design Considerations
There are some unique considerations that must be taken into
account when designing with the AD8391. The V
biased by two 5 k resistors forming a voltage divider between
V
6.3 nV/ Hz of input-referred (RTI) noise. This noise source is
common mode and will not contribute to the output noise when
the AD8391 is used differentially. In a single-supply system,
this is unavoidable. In a dual-supply system, V
directly to ground, eliminating this source of noise.
When V
( V) will result in a change of one-half V at the V
the amplifiers’ inverting inputs are ac-coupled, one-half V will
appear at the output, resulting in a PSRR of –6 dB. If the inputs
are dc-coupled, V (1 + R
REV. A
CC
and ground. These resistors will contribute approximately
MID
MID
pin should also be decoupled to ground by using a 0.1 F
is left floating, a change in the power supply voltage
F
/R
S
G
pin is the logic reference for the
) will appear at the outputs.
S
. In shutdown the AD8391 will
MID
MID
can be connected
pin is internally
MID
pin. If
–11–
Power Dissipation
It is important to consider the total power dissipation of the
AD8391 to size the heat sink area of an application properly.
Figure 5 is a simple representation of a differential driver. With
some simplifying assumptions the total power dissipated in this
circuit can be estimated. If the output current is large compared to
the quiescent current, computing the dissipation in the output
devices and adding it to the quiescent power dissipation will give
a close approximation of the total power dissipation in the pack-
age. A factor
operation of the output stage. The value of depends on what
portion of the quiescent current is in the output stage and varies
from 0 to 1. For the AD8391,
Remembering that each output device only dissipates power for
half the time gives a simple integral that computes the power for
each device:
The total supply power can then be computed as:
In this differential driver, V
amplifier, so 2 V
ance seen by the differential driver, including any back termination.
Now, with two observations the integrals are easily evaluated.
First, the integral of V
V
value of V
MAD. It can be shown that for a DMT signal, the MAD value
is equal to 0.8 times the rms value:
For the AD8391 operating on a single 12 V supply and delivering
a total of 16 dBm (13 dBm to the line and 3 dBm to account for
the matching network) into 50
a 1:2 transformer plus back termination), the dissipated power
is 395 mW.
O
. Second, the integral of |V
P
TOT
P
TOT
O
Figure 5. Simplified Differential Driver
, sometimes called the mean average deviation, or
+V
–V
4 0 8
S
S
( .
corrects for the slight error due to the Class A/B
4
O
is the voltage across R
V
V rms V
1
2
S
O
+V
O
| |
O
2
V
is simply the square of the rms value of
(
O
V
O
S
S
is the voltage at the output of one
–
O
–
V
| is equal to the average rectified
R
V
V rms
L
O
O
(100
O
)
0.72.
2
2
R
V
2
L
)
L
–V
R
O
reflected back through
1
. R
L
O
R
L
1
L
is the total imped-
2
AD8391
2
+V
–V
I V
Q
S
S
I V
Q
S
S