MC9S12E128CPV Freescale Semiconductor, MC9S12E128CPV Datasheet - Page 214

• Manufacturer Part Number: MC9S12E128CPV
• Description: Microcontrollers (MCU) 16 Bit 16MHz
• Manufacturer: Freescale Semiconductor

Specifications of MC9S12E128CPV

• Data Bus Width: 16 bit
• Program Memory Type: Flash
• Program Memory Size: 128 KB
• Data Ram Size: 8 KB
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 92
• Number Of Timers: 16 bit
• Operating Supply Voltage: 3.135 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: LQFP-112
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit
• On-chip Dac: 8 bit, 2 Channel
• Lead Free Status / Rohs Status: No RoHS Version Available

Chapter 6 Analog-to-Digital Converter (ATD10B16CV2)
214
FRZ[1:0]
Field
FIFO
1:0
2
Result Register FIFO Mode —If this bit is zero (non-FIFO mode), the A/D conversion results map into the
result registers based on the conversion sequence; the result of the first conversion appears in the first result
register, the second result in the second result register, and so on.
If this bit is one (FIFO mode) the conversion counter is not reset at the beginning or ending of a conversion
sequence; sequential conversion results are placed in consecutive result registers. In a continuously scanning
conversion sequence, the result register counter will wrap around when it reaches the end of the result register
file. The conversion counter value (CC3-0 in ATDSTAT0) can be used to determine where in the result register
file, the current conversion result will be placed.
Aborting a conversion or starting a new conversion by write to an ATDCTL register (ATDCTL5-0) clears the
conversion counter even if FIFO=1. So the first result of a new conversion sequence, started by writing to
ATDCTL5, will always be place in the first result register (ATDDDR0). Intended usage of FIFO mode is
continuos conversion (SCAN=1) or triggered conversion (ETRIG=1).
Finally, which result registers hold valid data can be tracked using the conversion complete flags. Fast flag clear
mode may or may not be useful in a particular application to track valid data.
0 Conversion results are placed in the corresponding result register up to the selected sequence length.
1 Conversion results are placed in consecutive result registers (wrap around at end).
Background Debug Freeze Enable — When debugging an application, it is useful in many cases to have the
ATD pause when a breakpoint (Freeze Mode) is encountered. These 2 bits determine how the ATD will respond
to a breakpoint as shown in
may compromise the accuracy of an immediately frozen conversion depending on the length of the freeze
period.
S8C
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Table 6-4. ATDCTL3 Field Descriptions (continued)
Table 6-5. Conversion Sequence Length Coding
S4C
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
MC9S12E128 Data Sheet, Rev. 1.07
Table
S2C
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
6-6. Leakage onto the storage node and comparator reference capacitors
S1C
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Description
Number of Conversions
per Sequence
16
10
11
12
13
14
15
1
2
3
4
5
6
7
8
9
Freescale Semiconductor