MC9S12E128CPV Freescale Semiconductor, MC9S12E128CPV Datasheet - Page 93

Microcontrollers (MCU) 16 Bit 16MHz

MC9S12E128CPV

Manufacturer Part Number
MC9S12E128CPV
Description
Microcontrollers (MCU) 16 Bit 16MHz
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12E128CPV

Data Bus Width
16 bit
Program Memory Type
Flash
Program Memory Size
128 KB
Data Ram Size
8 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
92
Number Of Timers
16 bit
Operating Supply Voltage
3.135 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
LQFP-112
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
On-chip Dac
8 bit, 2 Channel
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12E128CPVE
Manufacturer:
FREESCALE
Quantity:
1 560
Part Number:
MC9S12E128CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12E128CPVE
Manufacturer:
FREESCALE
Quantity:
1 560
2.3.2.4
The FCNFG register enables the Flash interrupts and gates the security backdoor key writes.
CBEIE, CCIE, and KEYACC are readable and writable while remaining bits read 0 and are not writable.
KEYACC is only writable if the KEYEN bit in the FSEC register is set to the enabled state (see
2.3.2.2).
2.3.2.5
The FPROT register defines which Flash sectors are protected against program or erase.
The FPROT register is readable in normal and special modes. FPOPEN can only be written from a 1 to a 0.
FPLS[1:0] can be written anytime until FPLDIS is cleared. FPHS[1:0] can be written anytime until
Freescale Semiconductor
Module Base + 0x0003
Module Base + 0x0004
KEYACC
Reset
CBEIE
Reset
Field
CCIE
7
6
5
W
W
R
R
FPOPEN
CBEIE
Command Buffer Empty Interrupt Enable — The CBEIE bit enables the interrupts in case of an empty
command buffer in the Flash module.
0 Command Buffer Empty interrupts disabled
1 An interrupt will be requested whenever the CBEIF flag is set (see
Command Complete Interrupt Enable — The CCIE bit enables the interrupts in case of all commands being
completed in the Flash module.
0 Command Complete interrupts disabled
1 An interrupt will be requested whenever the CCIF flag is set (see
Enable Security Key Writing.
0 Flash writes are interpreted as the start of a command write sequence
1 Writes to the Flash array are interpreted as a backdoor key while reads of the Flash array return invalid data
Flash Configuration Register (FCNFG)
Flash Protection Register (FPROT)
F
0
7
7
= Unimplemented or Reserved
CCIE
NV6
0
F
6
6
Figure 2-7. Flash Configuration Register (FCNFG)
Figure 2-8. Flash Protection Register (FPROT)
Table 2-7. FCNFG Field Descriptions
KEYACC
FPHDIS
MC9S12E128 Data Sheet, Rev. 1.07
0
F
5
5
FPHS1
0
0
F
4
4
Description
FPHS0
F
0
0
3
3
Chapter 2 128 Kbyte Flash Module (FTS128K1V1)
Section
Section
FPLDIS
0
0
F
2
2
2.3.2.6)
2.3.2.6)
FPLS1
0
0
F
1
1
Section
FPLS0
F
0
0
0
0
93

Related parts for MC9S12E128CPV