ADV7173KST Analog Devices Inc, ADV7173KST Datasheet - Page 40
![IC DAC VIDEO NTSC 6-CH 48LQFP](/photos/6/59/65923/505-48-lqfp_sml.jpg)
ADV7173KST
Manufacturer Part Number
ADV7173KST
Description
IC DAC VIDEO NTSC 6-CH 48LQFP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet
1.ADV7173KSTZ.pdf
(60 pages)
Specifications of ADV7173KST
Rohs Status
RoHS non-compliant
Applications
Multimedia
Voltage - Supply, Analog
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Package / Case
48-LQFP
Number Of Dac's
6
Adc/dac Resolution
10b
Screening Level
Commercial
Package Type
LQFP
Pin Count
48
For Use With
EVAL-ADV7173EBM - BOARD EVAL FOR ADV7173
Voltage - Supply, Digital
-
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADV7173KST
Manufacturer:
AD
Quantity:
1 831
Company:
Part Number:
ADV7173KST-REEL
Manufacturer:
AD
Quantity:
1
Company:
Part Number:
ADV7173KSTZ
Manufacturer:
ADI
Quantity:
1 135
Company:
Part Number:
ADV7173KSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV7173KSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADV7173KSTZ-REEL
Manufacturer:
ADI
Quantity:
7 101
Company:
Part Number:
ADV7173KSTZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
ADV7172/ADV7173
BRIGHTNESS CONTROL REGISTERS (BCR)
(Address (SR5–SR0) = 21H)
The brightness control register is an 8-bit-wide register which
allows brightness control. Figure 66 shows the operation under
control of this register.
BCR BIT DESCRIPTION
Reserved (BCR7–BCR5)
A Logic “0” must be written to these bits.
Brightness Value (BCR4–BCR0)
These five bits represent the value required to vary the “brightness
level” or pedestal added to the luma data. The available range is
from 0 IRE to 7.5 IRE in 18 steps. A value of 18 (10010) corre-
sponds to 7.5 IRE setup level added onto the pixel data. This
brightness control is possible in both PAL and NTSC.
BCR7
PR7
TO THESE BITS
ZERO SHOULD
BE WRITTEN
BCR7–BCR5
BCR6
PR6
TO THESE BITS
ZERO SHOULD
BE WRITTEN
PR7–PR4
BCR5
PR5
BCR4
PR4
SHARPNESS RESPONSE REGISTER (PR)
(Address (SR5-SR0) = 22H)
The sharpness response register is an 8-bit-wide register. The
four MSBs are set to “0.” The four LSBs are written to in order
to select a desired filter response. Figure 67 shows the operation
under control of this register.
PR BIT DESCRIPTION
Reserved (PR7–PR4)
A Logic “0” must be written to these bits.
Sharpness Response Value (PR3–PR0)
These four bits are used to select the desired luma filter response.
The option of twelve responses is given supporting a gain boost/
attenuation in the range –4 dB to +4 dB. The value 12 (1100)
written to these four bits corresponds to a boost of +4 dB while
the value 0 (0000) corresponds to –4 dB. For normal opera-
tion these four bits are set to 6 (0110). Refer to Figures 19–21
for filter plots.
BCR3
PR3
BRIGHTNESS VALUE
BCR4–BCR0
SHARPNESS RESPONSE
BCR2
PR2
PR3–PR0
VALUE
BCR1
PR1
BCR0
PR0