FQM1-TER01 Omron, FQM1-TER01 Datasheet - Page 248
![no-image](/images/manufacturer_photos/0/4/494/omron_sml.jpg)
FQM1-TER01
Manufacturer Part Number
FQM1-TER01
Description
5M 4COND 22AWG TPE ST MALE M12
Manufacturer
Omron
Datasheet
1.XW2Z-200J-C1.pdf
(504 pages)
Specifications of FQM1-TER01
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
FQM1TER01
- Current page: 248 of 504
- Download datasheet (9Mb)
Example 3:
Latching High-speed
Counter PV
Pulse Inputs
Latch Input 1
Enable Bit
Latch input 1
Count Latched
Flag
High-speed
Counter PV
Latch register
value 1
ON
ON
OFF
OFF
OFF
ON
0
In this example, pulse input 1 operates a high-speed counter, the high-speed
counter PV is latched, and the captured high-speed counter PV is read. When
the Latch Input 1 Enable Bit is ON and the latch input 1 is turned OFF ON
externally, the high-speed counter PV is captured to the latch register and the
Count Latched Flag is turned ON during the next I/O refreshing.
The Count Latched Flag is used as a trigger for the PRV(881) instruction to
read the captured high-speed counter PV and the Count Latched Flag is then
turned OFF.
If latch input 1 is turned ON again while the Count Latched Flag is still ON
(before the captured PV has been read by the PRV(881) instruction), the old
captured PV will be refreshed with the new captured PV.
Clear Latch
Latch Input 1
Enable Bit
Start Latch
A610.08
PRV instruction
execution
A858.08
Count Latched
Flag
PRV
PRV
D00000
#0001
#0002
W000
#0001
#0002
PRV instruction
execution
A860.08
Dummy read of
latch register
Read latched high-speed
counter PV.
Latch Input 1
Enable Bit
Section 7-5
221