W83627EHG Nuvoton Technology Corporation of America, W83627EHG Datasheet - Page 179

no-image

W83627EHG

Manufacturer Part Number
W83627EHG
Description
IC I/O CONTROLLER 128-QFP
Manufacturer
Nuvoton Technology Corporation of America
Datasheets

Specifications of W83627EHG

Applications
PC's, PDA's
Interface
LPC
Voltage - Supply
3.3V
Package / Case
128-XFQFN
Mounting Type
Surface Mount
Pin Count
128
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83627EHG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W83627EHG
Quantity:
23
Company:
Part Number:
W83627EHG
Quantity:
672
Part Number:
W83627EHG-A
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W83627EHG-C
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W83627EHG-UB5885009AH-H VERSION
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Bit 7, 6: These two bits are always read as logical one and cannot be written.
Bit 5: If the mode is 000 or 010, this bit has no effect and the direction is always out. In other modes,
Bit 4: Interrupt request enable. When this bit is set to logical 1, it enables interrupt requests from the
parallel port to the CPU on the low-to-high transition on ACK#.
Bit 3: This bit is inverted and output to the SLIN# output.
Bit 2: This bit is output to the INIT# output.
Bit 1: This bit is inverted and output to the AFD# output.
Bit 0: This bit is inverted and output to the STB# output.
10.3.5 CFIFO (Parallel Port Data FIFO) Mode = 010
This mode is defined only for the forward direction. Bytes written or DMAed to this FIFO are transmitted
by a hardware handshake to the peripheral using the standard parallel port protocol. Transfers to the
FIFO are byte-aligned.
10.3.6 ECPDFIFO (ECP Data FIFO) Mode = 011
When the direction bit is 0, bytes written or DMAed to this FIFO are transmitted by a hardware
handshake to the peripheral using the ECP parallel port protocol. Transfers to the FIFO are
byte-aligned.
When the direction bit is 1, data bytes from the peripheral are read via automatic hardware handshake
from ECP into this FIFO. Reads or DMAs from the FIFO return bytes of ECP data to the system.
10.3.7 TFIFO (Test FIFO Mode) Mode = 110
Data bytes may be read, written, or DMAed to or from the system to this FIFO in any direction. Data in
the tFIFO is not transmitted to the parallel port lines. However, data in the tFIFO may be displayed on
the parallel port data lines.
10.3.8 CNFGA (Configuration Register A) Mode = 111
This register is a read-only register. When it is read, 10h is returned indicating an 8-bit implementation.
10.3.9 CNFGB (Configuration Register B) Mode = 111
0
1
0
1
the parallel port is in output mode.
the parallel port is in input mode.
The printer is not selected.
The printer is selected.
W83627EHF/EF, W83627EHG/EG
- 168 -

Related parts for W83627EHG