XRP7740ILB-0X18-F Exar Corporation, XRP7740ILB-0X18-F Datasheet - Page 13

• Manufacturer Part Number: XRP7740ILB-0X18-F
• Description: IC CTRLR PWM/LDO STP-DWN 40TQFN
• Manufacturer: Exar Corporation
• Series: -r

Specifications of XRP7740ILB-0X18-F

• Topology: Step-Down (Buck) Synchronous (4), Linear (LDO) (1)
• Function: Any Function
• Number Of Outputs: 5
• Frequency - Switching: 1.5MHz
• Voltage/current - Output 1: Controller
• Voltage/current - Output 2: Controller
• Voltage/current - Output 3: Controller
• W/led Driver: No
• W/supervisor: No
• W/sequencer: Yes
• Voltage - Supply: 6.5 V ~ 20 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: *
• Package / Case: *
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 1016-1697

power up. However, most users will want the part to automatically power up when power is
applied to the system. To that end there are a number of recommended solutions.
The most ideal sequencing method is to provide an RC time constant delay from DVDD to the
Enable pin. A 10kohm resistor and a 0.1uF are all that is required. If the system needs to
externally control the Enable pin as well, it is recommended that the Enable pin be pulled to ground
using an open drain I/O. Using 3.3V active logic would back feed DVDD and exceed the maximum
rated voltage of the pin.
For those using active 3.3V or 5V logic on the Enable pin an RC delay from VCCA to the Enable pin
may be used. When using an RC delay from VCCA, attention must be paid to the amount of
bypass capacitance loading AVDD since it will delay the time it takes for AVDD to power up and
regulate. The AVDD and DVDD pins do not require more than 2.2uF for proper bypassing. See
Figure 21 for the recommended components for sequencing the Enable pin through an RC delay
from VCCA.
increased. Once Enable is asserted, an internal CHIP_READY flag goes high and enables the I
acknowledge the Host’s serial commands. Channels that are configured as always-on channels are
enabled. Channels that are configured to be enabled by GPIOs are also enabled if the respective
GPIO is asserted.
In almost all cases, a simple check will ensure proper sequencing has been achieved. VCCA
regulates at approximately 4.6V when the Enable pin is logic level low and at 5.1V when Enable is
asserted. VCCA will typically power up and regulate before AVDD and because the internal logic is
not yet powered up there is no internal shutdown signal, it will regulate at 5.1V. Once AVDD has
reached sufficient voltage (and Enable is low) it will assert the internal shutdown signal and VCCA
will reduce its regulated voltage to 4.6V. When the Enable is asserted, the chip will power up and
VCCA will regulate at 5.1V. If our device is sequenced properly, VCCA will achieve 5.1V then drop
down to 4.6V and toggle back to 5.1V. See Figure 22 for an example.
© 2011 Exar Corporation
If more capacitance is added to AVDD and DVDD, the time constant must be
Fig. 19: RC Delay for Enable taken from VCCA
Q
Q
u
u
a
a
d
d
Enable Pin
C
C
h
h
a
a
n
n
13/28
n
n
e
e
l
l
D
D
VCCA
i
i
g
g
10K
.1uF
i
i
t
t
a
a
l
l
P
P
X
X
W
W
R
R
M
M
P
P
S
S
7
7
t
t
7
7
e
e
0
0
p
p
8
8
D
D
o
o
a
a
w
w
n
n
n
d
n
d
C
C
X
X
o
o
R
R
n
n
P
P
t
t
Rev. 1.2.0
r
r
7
7
o
o
7
7
l
l
2
l
l
C to
e
e
4
4
r
r
0
0
s
s