CY7C008V-20AC Cypress Semiconductor Corp, CY7C008V-20AC Datasheet
CY7C008V-20AC
Manufacturer Part Number
CY7C008V-20AC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheets
1.CY7C008V-20AC.pdf
(18 pages)
2.CY7C008V-20AC.pdf
(18 pages)
3.CY7C008V-20AC.pdf
(18 pages)
4.CY7C008V-20AC.pdf
(18 pages)
Specifications of CY7C008V-20AC
Density
512Kb
Access Time (max)
20ns
Operating Supply Voltage (typ)
5V
Package Type
TQFP
Operating Temp Range
0C to 70C
Supply Current
265mA
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Word Size
8b
Lead Free Status / Rohs Status
Not Compliant
Cypress Semiconductor Corporation
Document #: 38-06044 Rev. *C
Features
Notes:
1. I/O
2. A
3. BUSY is an output in master mode and an input in slave mode.
• True Dual-Ported memory cells which allow simulta-
• 64K x 8 organization (CY7C008)
• 128K x 8 organization (CY7C009)
• 64K x 9 organization (CY7C018)
• 128K x 9 organization (CY7C019)
• 0.35-micron CMOS for optimum speed/power
• High-speed access: 15/20/25 ns
• Low operating power
• Fully asynchronous operation
Logic Block Diagram
A
A
CE
OE
R/W
SEM
BUSY
INT
R/W
CE
CE
OE
I/O
neous access of the same memory location
— Active: I
— Standby: I
0L
0L
0
–A
L
0
L
0L
1L
0L
L
–A
–A
L
–I/O
L
L
15
L
–I/O
[2]
[2]
L
15/16L
15/16L
for 64K devices; A
7
[3]
for x8 devices; I/O
7/8L
[1]
CC
SB3
= 115 mA (typical)
CE
= 10 µA (typical)
16/17
L
0
8/9
–A
0
–I/O
16
for 128K.
8
for x9 devices.
Address
Decode
16/17
•
198 Champion Court
Control
I/O
True Dual-Ported
Semaphore
RAM Array
Arbitration
Interrupt
M/S
• Automatic power-down
• Expandable data bus to 16/18 bits or more using
• On-chip arbitration logic
• Semaphores included to permit software handshaking
• INT flag for port-to-port communication
• Dual Chip Enables
• Pin select for Master or Slave
• Commercial and Industrial Temperature Ranges
• Available in 100-pin TQFP
•
Master/Slave chip select when using more than one
device
between ports
Pb-Free packages available
Control
I/O
•
San Jose
Dual-Port Static RAM
Address
,
Decode
3.3V 64K/128K x 8/9
CA 95134-1709
16/17
Revised September 6, 2005
16/17
CY7C008V/009V
CY7C018V/019V
8/9
CE
R
•
I/O
A
A
408-943-2600
[3]
0R
0R
0R
–A
–A
–I/O
[2]
[2]
BUSY
SEM
R/W
15/16R
15/16R
CE
CE
R/W
[1]
INT
OE
OE
CE
7/8R
0R
1R
R
R
R
R
R
R
R
R
Related parts for CY7C008V-20AC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC SRAM 512KBIT 25NS 100LQFP
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
IC SRAM 512KBIT 15NS 100LQFP
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
IC SRAM 512KBIT 20NS 100LQFP
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
IC SRAM 512KBIT 15NS 100LQFP
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
Manufacturer:
Cypress Semiconductor Corp
Datasheet:
Part Number:
Description:
Manufacturer:
Cypress Semiconductor Corp
Datasheet: