CY7C1031-10JC Cypress Semiconductor Corp, CY7C1031-10JC Datasheet
CY7C1031-10JC
Specifications of CY7C1031-10JC
Related parts for CY7C1031-10JC
CY7C1031-10JC Summary of contents
Page 1
... Document #: 38-05278 Rev. *A 64K x 18 Synchronous Cache RAM Functional Description The CY7C1031 and CY7C1032 are 64K by 18 synchronous cache RAMs designed to interface with high-speed micropro- cessors with minimum glue logic. Maximum access delay from clock rise is 8.5 ns. A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access ...
Page 2
... If the write is allowed to proceed, the write input to the CY7C1031 and CY7C1032 will be pulled LOW before the next clock rise. ADSP is ignored HIGH. If WH, WL, or both are LOW at the next clock rise, information presented at DQ – ...
Page 3
... Application Example Figure 1 shows a 512-Kbyte secondary cache for the Pentium microprocessor using four CY7C1031 cache RAMs. 66-MHz OSC CLK ADR DATA ADS PENTIUM PROCESSOR CLK ADR CD CACHE DATA TAG MATCH DIRTY VALID Pin Definitions Signal Name Type V Input CC V Input CCQ ...
Page 4
... Advance. This signal is sampled by the rising edge of CLK. When it is asserted, it automatically increments the 2-bit on-chip auto-address-increment counter. In the CY7C1032, the address will be incremented linearly. In the CY7C1031, the address will be incremented according to the Pentium/486 burst sequence. This signal is ignored if ADSP or ADSC is asserted concurrently with CS ...
Page 5
... MAX , CS ≥ Max. V Com’l CC ≥ V – 0.3V ≤ V – 0. [6] 0.3V Test Conditions ° MHz 5.0V CC CY7C1031 CY7C1032 [2] ...........................................–0. Ambient [3] Temperature V CC ° ° 5V ± + 7C1031-10 7C1031-12 7C1032-10 Min. Max. Min. Max. 2.4 V 2.4 V CCQ CCQ CCQ 0.4 ...
Page 6
... INCLUDING JIGAND [8] SCOPE (b) [9] Description Min. 15 [11] [11] [11, 12] [12] = 3.3V are R1 = 317Ω and R2 = 348Ω. CCQ min. is less than t min. WEOV CY7C1031 CY7C1032 ALL INPUT PULSES 3.0V 90% 10% GND ≤ 7C1031-8 7C1031-10 7C1031-12 7C1032-8 7C1032-10 Max. Min. Max. Min. [10] ...
Page 7
... OE is LOW throughout this operation. 14. If ADSP is asserted while CS is HIGH, ADSP will be ignored. 15. ADSP has no effect on ADV, WL, and HIGH. Document #: 38-05278 Rev CSS CSH ADS ADSH t t WES WEH t CDV CSH ADSH t WES EOZ CY7C1031 CY7C1032 t CYC t DOH t WEH t DH Page ...
Page 8
... Burst Read Sequence with Four Accesses CLK t t CSS CSH ADDRESS t t ADS ADSH [14] ADSP or ADSC [15] ADV t [15] WES WH, CDV DATA OUT OE Document #: 38-05278 Rev CSS CSH ADS ADSH t t WES WEH ADVS ADVH t WEH t DOH DATA0 DATA1 CY7C1031 CY7C1032 t CL DATA2 DATA3 Page ...
Page 9
... Output (Controlled by OE) DATA OUT OE Write Burst Timing: Write Initiated by ADSC CLK t t CSS CSH WES WEH WH ADS ADSH [14] ADSP t t ADS ADSH ADSC ADDR ADV DATA DATA0 Document #: 38-05278 Rev EOZ EOV t t ADVS ADVH DATA1 DATA2 CY7C1031 CY7C1032 DATA3 Page ...
Page 10
... CSS CSH CS [15] WH ADSC t t ADS ADSH [14] ADSP ADDR [15] ADV DATA Output Timing (Controlled by CS) CLK t ADS ADSC t CSS CS DATA OUT Document #: 38-05278 Rev ADVS ADVH DATA1 DATA0 t ADS t ADSH t CSS t CSH t CDV CY7C1031 CY7C1032 DATA2 DATA3 t ADSH t CSH t CSOZ Page ...
Page 11
... Ordering Information Speed (ns) Ordering Code 8 CY7C1031-8JC 10 CY7C1031-10JC 12 CY7C1031-12JC 8 CY7C1032-8JC [16] 10 CY7C1032-10JC Note: 16. EOL (End of Life). Document #: 38-05278 Rev ADSH t ADS t WEH t WEOZ CLK Address X L→H N/A H L→H Same address as previous cycle Read cycle (ADSP ignored) H L→H Incremented burst address L L→ ...
Page 12
... Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 52-Lead Plastic Leaded Chip Carrier J69 SEATING PLANE 0.045 0.055 34 0.023 0.033 33 0.750 0.756 CY7C1031 CY7C1032 MIN. DIMENSIONS IN INCHES MAX. 0.013 0.021 0.690 0.730 0.020 MIN. 0.090 0.130 0.165 51-85004-*A ...
Page 13
... Document History Page Document Title: CY7C1031/CY7C1032 64K x 18 Synchronous Cache RAM Document Number: 38-05278 REV. ECN NO. Issue Date ** 114203 3/19/02 *A 212291 See ECN Document #: 38-05278 Rev. *A Orig. of Change DSG Change from Spec number: 38-00219 to 38-05278 VBL Update ordering info by deleting CY7C1032-12 by adding EOL note to ...