M24256-AWMN6T STMicroelectronics, M24256-AWMN6T Datasheet

no-image

M24256-AWMN6T

Manufacturer Part Number
M24256-AWMN6T
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of M24256-AWMN6T

Density
256Kb
Interface Type
Serial (I2C)
Organization
32Kx8
Access Time (max)
900ns
Frequency (max)
400KHz
Write Protection
Yes
Data Retention
40Year
Operating Supply Voltage (typ)
3.3/5V
Package Type
SOIC N
Operating Temp Range
-40C to 85C
Supply Current
1mA
Operating Supply Voltage (min)
2.5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
8
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24256-AWMN6T
Manufacturer:
ST
0
Part Number:
M24256-AWMN6T
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24256-AWMN6TP
Manufacturer:
ST
0
Part Number:
M24256-AWMN6TP
Manufacturer:
ST
Quantity:
20 000
This device is now designated as “Not for New De-
sign”. Please use the M24256-B in all future de-
signs (as described in application note AN1470).
DESCRIPTION
These I
grammable memory (EEPROM) devices are orga-
nized as 32Kx8 bits, and operate down to 2.5 V
(for the M24256-AW).
The M24256-A is available in Plastic Dual-in-Line,
Plastic Small Outline and Thin Shrink Small Out-
Table 1. Signal Names
November 2001
This is information on a product still in production but not recommended for new designs.
Compatible with I
Two Wire I
Supports 400 kHz Protocol
Single Supply Voltage:
– 4.5V to 5.5V for M24256-A
– 2.5V to 5.5V for M24256-AW
2 Chip Enable Inputs: up to four memories can
be connected to the same I
Hardware Write Control
BYTE and PAGE WRITE (up to 64 Bytes)
RANDOM and SEQUENTIAL READ Modes
Self-Timed Programming Cycle
Automatic Address Incrementing
Enhanced ESD/Latch-Up Behavior
More than 100,000 Erase/Write Cycles
More than 40 Year Data Retention
E0, E1
SDA
SCL
WC
V
V
CC
SS
2
C-compatible electrically erasable pro-
2
C Serial Interface
2
C Extended Addressing
Chip Enable
Serial Data
Serial Clock
Write Control
Supply Voltage
Ground
2
C bus
256 Kbit Serial I²C Bus EEPROM
Figure 1. Logic Diagram
With Two Chip Enable Lines
E0-E1
0.25 mm frame
150 mil width
8
8
SCL
WC
SO8 (MN)
PDIP8 (BN)
1
1
2
V CC
V SS
M24256-A
NOT FOR NEW DESIGN
M24256-A
TSSOP14 (DL)
8
200 mil width
169 mil width
SBGA7 (EA)
140 x 90 mil
SO8 (MW)
1
SBGA
SDA
AI02271C
1/20

Related parts for M24256-AWMN6T

M24256-AWMN6T Summary of contents

Page 1

... This device is now designated as “Not for New De- sign”. Please use the M24256-B in all future de- signs (as described in application note AN1470). 2 Compatible with I C Extended Addressing 2 Two Wire I C Serial Interface Supports 400 kHz Protocol Single Supply Voltage: – 4.5V to 5.5V for M24256-A – ...

Page 2

... Figure 2D. SBGA Connections (top view SCL SDA 1 Parameter PDIP: 10 seconds SO: 20 seconds (max) TSSOP: 20 seconds (max R2=500 ) ) M24256 SCL SDA AI02388C M24256 SDA SCL V SS Value –40 to 125 –65 to 150 260 2 235 2 235 –0.6 to 6.5 –0.3 to 6.5 3 4000 200 AI03760 Unit °C °C ° ...

Page 3

... The M24256-A is also available in a chip-scale (SBGA) package. These memory devices are compatible with the extended memory standard. This is a two wire serial interface that uses a bi-directional data bus and serial clock. The memory carries a built-in 4- bit unique Device Type Identifier code (1010) in ...

Page 4

... M24256-A 2 Figure Bus Protocol SCL SDA START Condition SCL MSB SDA START Condition 1 SCL MSB SDA unconnected, the WC input is internally read and write operations are allowed. IL When WC=1, Device Select and Address bytes are acknowledged, Data bytes are not acknowl- edged. ...

Page 5

... Table 4. Most Significant Byte b15 Note: 1. b15 is treated as Don’t Care on the M24256-A series. th clock Table 5. Least Significant Byte b7 The 8 and ‘0’ for write operations match occurs on the Device Select Code, the corresponding mem- ory gives an acknowledgment on the SDA bus dur- ...

Page 6

... M24256-A) are the same. If more bytes are sent than will fit up to the end of the row, a condition known as ‘roll-over’ occurs. Data starts to become overwritten (in a way not formally spec- ified in this data sheet) ...

Page 7

... Device Select Code, with the RW bit set to ‘1’. The memory acknowledges this, and outputs the contents of the addressed byte. The master must not acknowledge the byte output, and terminates the transfer with a STOP condition. M24256-A ACK ACK DATA IN ACK ...

Page 8

... M24256-A Figure 7. Write Cycle Polling Flowchart using ACK First byte of instruction with already decoded by the device NO ReSTART STOP Current Address Read The device has an internal address counter which is incremented each time a byte is read. For the Current Address Read mode, following a START condition, the master sends a Device Select Code with the RW bit set to ‘ ...

Page 9

... DATA OUT 1 R/W ACK ACK BYTE ADDR BYTE ADDR R/W NO ACK DATA OUT N ACK ACK NO ACK DEV SEL * DATA OUT R/W ACK NO ACK DATA OUT N ACK ACK ACK DEV SEL * DATA OUT 1 R/W AI01105C st th and 4 bytes) must be identical. M24256-A 9/20 ...

Page 10

... M24256-A Table 7. DC Characteristics (T = – ° 4 2 Symbol Parameter Input Leakage Current I LI (SCL, SDA) I Output Leakage Current LO I Supply Current CC -W series: Supply Current I CC1 (Stand-by) -W series: V Input Low Voltage (SCL, SDA Input High Voltage (SCL, SDA) ...

Page 11

... Figure 9. AC Testing Input Output Waveforms 0. 0. 0.2V CC 0. M24256-A M24256-A =4 =2 =–40 to 85°C A Max Min Max 300 300 300 300 300 20 300 300 20 300 600 600 ...

Page 12

... M24256-A Figure 10. AC Waveforms tCHCL SCL tDLCL SDA In tCHDX START Condition SCL SDA In tCHDH STOP Condition SCL tCLQV SDA Out 12/20 tCLCH tCLDX tDXCX SDA Change SDA Input tW Write Cycle tCLQX Data Valid tCHDH tDHDL START STOP Condition Condition tCHDX START ...

Page 13

... Kbit (32K x 8) Operating Voltage blank 5.5 V Note: 1. SBGA7 package available only for the “M24256 T” ORDERING INFORMATION Devices are shipped from the factory with the memory content set at all 1s (FFh). The notation used for the device number is as shown in Table 11 ...

Page 14

... M24256-A PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame Note: 1. Drawing is not to scale. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame Symb. Typ 3.30 b 0.46 b2 1.52 c 0.25 D 9.27 E 7.87 E1 6.35 e 2. 3.30 14/ Min. Max. 5.33 0.38 2.92 4.95 0.36 0.56 1 ...

Page 15

... M24256 45˚ inches Typ. Min. 0.053 0.004 0.013 0.007 0.189 0.150 0.050 – 0.228 0.010 0.016 0° 8 Max. 0.069 ...

Page 16

... M24256-A SO8 wide – 8 lead Plastic Small Outline, 200 mils body width SO-b Note: Drawing is not to scale. SO8 wide – 8 lead Plastic Small Outline, 200 mils body width Symb. Typ 0. 1. 16/ Min. Max. 2.03 0.10 0.25 1.78 0.35 0.45 – – ...

Page 17

... M24256 TSSOP14-M inches Typ. Min. 0.0472 0.0020 0.0059 0.0394 0.0315 0.0413 0.0075 0.0118 0.0035 0.0079 0.0039 0.1969 0.1929 0.2008 0.0256 – ...

Page 18

... M24256-A SBGA7 – 7 ball Shell Ball Grid Array – Underside view (ball side) E Note: 1. Drawing is not to scale. SBGA7 – 7 ball Shell Ball Grid Array Symb. Typ. A 0.430 A1 0.180 b 0.350 D 3.555 1 1.000 D2 E 2.275 FD 1.278 FE 0.388 N Note ball is closer than D2 to any other ball, thus giving an arrangement of equilateral triangles in which D2/2 ...

Page 19

... Document promoted from Preliminary Data to Full Data Sheet Document moved from Full Data Sheet to Not for New Design 09-Oct-2001 1.4 (please see the M24256-B data sheet for a suitable replacement device) Reference made to AN1470, on replacing the M24256-A by the M24256-B 09-Nov-2001 1.5 Specification of Test Condition for Leakage Currents in the DC Characteristics table improved ...

Page 20

... M24256-A Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...

Related keywords