GAL22V10D-15LP Lattice, GAL22V10D-15LP Datasheet - Page 8

• Manufacturer Part Number: GAL22V10D-15LP
• Description: SPLD - Simple Programmable Logic Devices 5V 22 I/O
• Manufacturer: Lattice

Specifications of GAL22V10D-15LP

• Logic Family: GAL
• Number Of Macrocells: 10
• Maximum Operating Frequency: 83.3 MHz
• Number Of Programmable I/os: 10
• Delay Time: 15 ns
• Operating Supply Voltage: 5 V
• Supply Current: 90 mA
• Maximum Operating Temperature: + 75 C
• Minimum Operating Temperature: 0 C
• Package / Case: PDIP-24
• Mounting Style: Through Hole
• Supply Voltage (max): 5.25 V
• Supply Voltage (min): 4.75 V
• Lead Free Status / Rohs Status: No

GAL22V10 Logic Diagram / JEDEC Fuse Map
10 (12)
11 (13)
8 (10)
9 (11)
1 (2)
2 (3)
3 (4)
4 (5)
5 (6)
6 (7)
7 (9)
0000
0044
0396
0440
0880
0924
1452
1496
2112
2156
2860
2904
3608
3652
4268
4312
4840
4884
5324
5368
5720
5764
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
0
4
M
5828, 5829 ...
Byte 7 Byte 6 Byte 5 Byte 4
S
B
8
S
B
L
12
Electronic Signature
16
DIP (PLCC) Package Pinouts
20
Byte 3
24
Byte 2 Byte 1 Byte 0
28
... 5890, 5891
32
6
36
40
Specifications GAL22V10
14
16
16
14
12
10
10
12
8
8
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
OLMC
ASYNCHRONOUS RESET
(TO ALL REGISTERS)
SYNCHRONOUS PRESET
(TO ALL REGISTERS)
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
S0
S1
S0
S1
S0
S1
S0
S1
S0
S1
S0
S1
S0
S1
S0
S1
S0
S1
S0
S1
13 (16)
23 (27)
22 (26)
21 (25)
20 (24)
19 (23)
18 (21)
17 (20)
16 (19)
15 (18)
14 (17)