CS493253-CL Cirrus Logic Inc, CS493253-CL Datasheet - Page 76

no-image

CS493253-CL

Manufacturer Part Number
CS493253-CL
Description
Multi Standard Audio Decoder 44-Pin PLCC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS493253-CL

Package
44PLCC
Operating Temperature
0 to 70 °C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS493253-CL
Manufacturer:
CRYSTAL
Quantity:
134
Part Number:
CS493253-CL
Manufacturer:
CS
Quantity:
110
Part Number:
CS493253-CL
Manufacturer:
CS
Quantity:
20 000
Company:
Part Number:
CS493253-CL
Quantity:
402
Part Number:
CS493253-CL-EP
Manufacturer:
CRYSTRL
Quantity:
20 000
Part Number:
CS493253-CLEP
Manufacturer:
CRYSTAL
Quantity:
8
Part Number:
CS493253-CLR
Manufacturer:
PANASINIC
Quantity:
184
Part Number:
CS493253-CLR
Manufacturer:
CARTYS
Quantity:
2 585
Part Number:
CS493253-CLR
Manufacturer:
CS
Quantity:
1 500
Part Number:
CS493253-CLR
Manufacturer:
CARTYS
Quantity:
20 000
Part Number:
CS493253-CLZ
Manufacturer:
CRYSTAL
Quantity:
13 888
Part Number:
CS493253-CLZR
Manufacturer:
CirrusLogic
Quantity:
478
11.3. Output Data Hardware Configuration
The naming convention for the DAO configuration
is as follows:
where the parameters are defined as:
A - DAO Mode (Master/Slave for LRCLK and
SCLK)
B - Data Format
C - MCLK Frequency
D - SCLK Frequency
E - SCLK Polarity
The following tables show the different values for
each parameter as well as the hex message that
needs to be sent. When creating the hardware
configuration message, only one hex message
should be sent per parameter.
76
0
(default)
1
2
A Value
OUTPUT A B C D E
Table 22. Output Clock Configuration
MCLK - Slave
SCLK - Slave
LRCLK - Slave
MCLK - Slave
SCLK - Master
LRCLK - Master
MCLK - Master
SCLK - Master
LRCLK - Master
DAO Modes (LRCLK &
(Parameter A)
SCLK)
0x80017F
0x400000
0x80027F
0xBFFFFF
0x80027F
0xBFDFFF
Message
Hex
0
(default)
1
2
B Value
Table 23. Output Data Format Configuration
I
(Configuration of AUDATA3 as S/PDIF
(IEC60958) or Digital Audio in the
format of I
covered in AN162 and AN163)
Left Justified 24-bit
(Configuration of AUDATA3 as S/PDIF
(IEC60958) or Digital Audio in the
format of I
covered in AN162 and AN163)
Multichannel (6 channel)
20-bit Left Justified
(SCLK must be at least 128Fs
for this mode)
(Configuration of AUDATA3 as S/PDIF
(IEC60958) or Digital Audio in the
format of I
covered in AN162 and AN163)
AUDATA0, 1, 2 (or AUDATA0
2
S 24-bit
for Multichannel Modes)
DAO Data Format Of
2
2
2
CS49300 Family DSP
S or Left Justified is
S or Left Justified is
S or Left Justified is
(Parameter B)
0x80027F
0xFC7FFF
0x80027C
0xF01F00
0x80027D
0xF01F00
0x80027E
0xF01F00
0x80017F
0x038000
0x80017C
0x000001
0x80017D
0x000001
0x80017E
0x000001
0x80027F
0xFC7FFF
0x80027C
0xF01F00
0x80027D
0xF01F00
0x80027E
0xF01F00
0x80017F
0x018000
0x80027F
0xFC7FFF
0x80027C
0xF00000
0x80017C
0x001300
0x80027D
0xF00000
0x80017D
0x001300
0x80027E
0xF00000
0x80017E
0x001300
Message
DS339PP4
Hex

Related parts for CS493253-CL