PI7C9X111SLBFDE Pericom Semiconductor, PI7C9X111SLBFDE Datasheet - Page 23

no-image

PI7C9X111SLBFDE

Manufacturer Part Number
PI7C9X111SLBFDE
Description
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI7C9X111SLBFDE

Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X111SLBFDE
Manufacturer:
PERICOM
Quantity:
20 000
Company:
Part Number:
PI7C9X111SLBFDEX
Quantity:
971
Company:
Part Number:
PI7C9X111SLBFDEX
Quantity:
3 630
6.2
Note 1: When masquerade is enabled, it is pre-loadable.
Note 2: The VPD data is read/write through I2C during VPD operation.
Note 3: Read access only.
PI7C9X111SL also supports PCI Express Extended Capabilities with from 257-byte to 4096-byte space. The offset
range is from 100h to FFFh. The offset 100h is defined for Advance Error Reporting (ID=0001h). The offset 150h
is defined for Virtual Channel (ID=0002h).
Pericom Semiconductor - Confidential
PCI EXPRESS EXTENDED CAPABILITY REGISTER MAP
Primary Bus
Configuration Access or
Secondary Bus
Configuration Access
93h – 90h
97h – 94h
9Bh – 98h
9Fh – 9Ch
A3h – A0h
A7h – A4h
ABh – A8h
AFh – ACh
B3h – B0h
B7h – B4h
BBh – B8h
BFh – BCh
C3h – C0h
C7h – C4h
CBh – C8h
CFh – CCh
D3h – D0h
D6h – D4h
D7h
DBh – D8h
DFh – DCh
E3h – E0h
E7h – E4h
EBh – E8h
EFh – ECh
F3h – F0h
F7h – F4h
FBh – F8h
FFh – FCh
PCI Configuration
Register Name
(type1)
Transaction
Power Management
Capability
Power Management
Control and Status
Reserved
Reserved
Slot ID Capability
Secondary Clock and
CLKRUN Control
SSID and SSVID
Capability
Subsystem ID and
Subsystem Vendor ID
PCI Express Capability
Device Capability
Device Control and
Status
Link Capability
Link Control and
Status
Slot Capability
Slot Control and Status
XPIP Configuration
Register 0
XPIP Configuration
Register 1
XPIP Configuration
Register 2
Hot Swap Switch
debounce count
VPD Capability
Register
VPD Data Register
Extended Config
Access Address
Extended Config
Access Data
Reserved
Reserved
MSI Capability
Register
Message Address
Message Upper
Address
Message Date
EEPROM
(I2C)
Access
Yes
Yes
-
-
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes3
Yes
Yes
-
-
Yes
Yes
Yes
Yes
Page 23 of 78
SM Bus
Access
Yes
Yes
-
-
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
-
-
Yes
Yes
Yes
Yes
Feb, 2010, Revision 1.5
PCIe-to-PCI Reversible Bridge
PI7C9X111SL

Related parts for PI7C9X111SLBFDE