USB3500-ABZJ Standard Microsystems (SMSC), USB3500-ABZJ Datasheet - Page 36

no-image

USB3500-ABZJ

Manufacturer Part Number
USB3500-ABZJ
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of USB3500-ABZJ

Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Operating Temperature (max)
70C
Package Type
QFN
Rad Hardened
No
Lead Free Status / Rohs Status
Compliant
Revision 1.0 (06-05-08)
PARAMETER
TIMING
T0
T1
T2
T3
T4
T5
Notes:
T0 may occur to 4ms after HS Reset T0.
The Link must assert the Chirp K for 66000 CLKOUT cycles to ensure a 1ms minimum duration.
HS Handshake begins. DP pull-up enabled, HS
terminations disabled.
Device enables HS Transceiver and asserts Chirp
K on the bus.
Device removes Chirp K from the bus. 1ms
minimum width.
Earliest time when downstream facing port may
assert Chirp KJ sequence on the bus.
Chirp not detected by the device. Device reverts to
FS default state and waits for end of reset.
Earliest time at which host port may end reset
Figure 7.3 HS Detection Handshake Timing Behavior (FS Mode)
Table 7.7 HS Detection Handshake Timing Values (FS Mode)
DESCRIPTION
DATASHEET
36
Hi-Speed USB Host, Device or OTG PHY With UTMI+ Interface
HS Reset T0 + 10ms
0 (reference)
T0 < T1 < HS Reset T0 + 6.0ms
T1 + 1.0 ms < T2 <
HS Reset T0 + 7.0ms
T2 < T3 < T2+100µs
T2 + 1.0ms < T4 <
T2 + 2.5ms
VALUE
SMSC USB3500
Datasheet

Related parts for USB3500-ABZJ