KMPC8548ECVTAUJC Freescale Semiconductor, KMPC8548ECVTAUJC Datasheet - Page 63

• Manufacturer Part Number: KMPC8548ECVTAUJC
• Manufacturer: Freescale Semiconductor

Specifications of KMPC8548ECVTAUJC

• Lead Free Status / Rohs Status: Supplier Unconfirmed

15.2.2
The DC level requirement for the MPC8548E SerDes reference clock inputs is different depending on the
signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described
below:
Freescale Semiconductor
•
•
•
The maximum average current requirement that also determines the common mode voltage range:
— When the SerDes reference clock differential inputs are DC coupled externally with the clock
— This current limitation sets the maximum common mode input voltage to be less than 0.4 V
— If the device driving the SD_REF_CLK and SD_REF_CLK inputs cannot drive 50 Ω to
The input amplitude requirement:
— This requirement is described in detail in the following sections.
Differential mode
— The input amplitude of the differential clock must be between 400 and 1600 mV differential
— For external DC-coupled connection, as described in
driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the
exact common mode input voltage is not critical as long as it is within the range allowed by the
maximum average current of 8 mA (refer to the following bullet for more detail), since the
input is AC-coupled on-chip.
(0.4 V/50 = 8 mA) while the minimum common mode input level is 0.1 V above
SGND_SRDSn (xcorevss). For example, a clock with a 50/50 duty cycle can be produced by
a clock driver with output driven by its current source from 0 to 16 mA (0–0.8 V), such that
each phase of the differential input has a single-ended swing from 0 V to 800 mV with the
common mode voltage at 400 mV.
SGND_SRDSn (xcorevss) DC, or it exceeds the maximum input current limitations, then it
must be AC-coupled off-chip.
peak-peak (or between 200 and 800 mV differential peak). In other words, each signal wire of
the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV.
This requirement is the same for both external DC- or AC-coupled connection.
Receiver Characteristics,”
DC Level Requirement for SerDes Reference Clocks
MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 7
Figure 39. Receiver of SerDes Reference Clocks
SD_REF_CLK
SD_REF_CLK
the maximum average current requirements sets the requirement for
50 Ω
50 Ω
Input
Amp
Section 15.2.1, “SerDes Reference Clock
High-Speed Serial Interfaces (HSSI)
63