DS21352L+ Maxim Integrated Products, DS21352L+ Datasheet - Page 73

IC TXRX T1 1-CHIP 3.3V 100-LQFP

DS21352L+

Manufacturer Part Number
DS21352L+
Description
IC TXRX T1 1-CHIP 3.3V 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21352L+

Function
Single-Chip Transceiver
Interface
HDLC, T1
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
DSX-1 and CSU Line Build-Out Generator, HDLC Controller, In-Band Loop Code Generator and Detector
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power (watts)
-
RHIR: RECEIVE HDLC INFORMATION REGISTER (Address=03 Hex)
NOTE:
The RABT, RCRCE, ROVR, and RVM bits are latched and will be cleared when read.
SYMBOL
REMPTY
(MSB)
RABT
CBYTE
OBYTE
RCRCE
ROVR
RABT
RVM
POK
RCRCE
POSITION
RHIR.7
RHIR.6
RHIR.5
RHIR.4
RHIR.3
RHIR.2
RHIR.1
RHIR.0
ROVR
NAME AND DESCRIPTION
Abort Sequence Detected. Set whenever the HDLC controller sees 7 or more ones in a
row.
CRC Error. Set when the CRC checksum is in error.
Overrun. Set when the HDLC controller has attempted to write a byte into an already full
receive FIFO.
Valid Message. Set when the HDLC controller has detected and checked a complete
HDLC packet.
Empty. A real–time bit that is set high when the receive FIFO is empty.
Packet OK. Set when the byte available for reading in the receive FIFO is the last byte of
a valid message (and hence no abort was seen, no overrun occurred, and the CRC was
correct).
Closing Byte. Set when the byte available for reading in the receive FIFO is the last byte
of a message (whether the message was valid or not).
Opening Byte. Set when the byte available for reading in the receive FIFO is the first byte
of a message.
RVM
73 of 137
REMPTY
POK
CBYTE
OBYTE
(LSB)

Related parts for DS21352L+