SI3200-BS Silicon Laboratories Inc, SI3200-BS Datasheet
SI3200-BS
Specifications of SI3200-BS
Available stocks
Related parts for SI3200-BS
SI3200-BS Summary of contents
Page 1
... SPI bus digital interface for control. The Si3200 operates from a 3.3 V supply as well as high-voltage battery supplies up to 100 V. The Si3232 is available in a 64-pin thin quad flat package (TQFP), and the Si3200 is available in a thermally-enhanced 16-pin small-outline (SOIC) package. ...
Page 2
Si3232 2 Preliminary Rev. 0.96 ...
Page 3
... Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 2. Typical Application Schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3. Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.1. Linefeed Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.2. Power Supply Transients on the Si3200 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.3. DC Feed Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.4. Linefeed Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 4.5. Automatic Dual Battery Switching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 4.6. Ringing Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 4.7. Internal Unbalanced Ringing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 4.8. Ring Trip Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 4 ...
Page 4
... Si3232 1. Electrical Specifications Table 1. Absolute Maximum Ratings and Thermal Information Parameter Supply Voltage, Si3200 and Si3232 2 High Battery Supply Voltage Low Battery Supply Voltage, Si3200 TIP or RING Voltage, Si3200 TIP, RING Current, Si3200 STIPAC, STIPDC, SRINGAC, SRINGDC Current, Si3232 Input Current, Digital Input Pins ...
Page 5
... Si3232 Supply Voltage Si3200 Supply Voltage High Battery Supply Voltage, Si3200 Low Battery Supply Voltage, Si3200 *Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 ...
Page 6
... Supply I BAT VBAT Current (Si3200) Notes: 1. All specifications are for a single channel based on measurements with both channels in the same operating state. 2. See “4.7.4. Ringing Power Considerations” for current and power consumption under other operating conditions. 3. Power consumption does not include additional power required for dc loop feed. Total system power consumption must ...
Page 7
Table 3. Power Supply Characteristics = = ( –V 3 °C for K-Grade, – °C for B-Grade) DD DD1 DD4 A Parameter Symbol Power Consumption P SLEEP P OPEN P STBY ...
Page 8
Si3232 Table 4. AC Characteristics = ( –V 3. DD1 DD4 A Parameter TX Full Scale Output RX Full Scale Input Analog Input/Output Common Mode Voltage Overload Level Overload Compression 1 Single Frequency ...
Page 9
Table 4. AC Characteristics (Continued –V 3. DD1 DD4 A Parameter 4 Idle Channel Noise PSRR from V – V DD1 DD4 PSRR from V BAT Longitudinal to Metallic Bal- ...
Page 10
Si3232 Table 5. Linefeed Characteristics = ( –V 3. DD1 DD4 A Parameter Symbol DC Loop Current Accuracy DC Open Circuit Voltage Accuracy DC Differential Output R Resistance DC On-Hook Voltage V OHTO ...
Page 11
... DD1 DD4 A Parameter Symbol Resolution Differential Nonlinearity DNL Integral Nonlinearity INL Gain Error Table 7. Si3200 Characteristics = = (V 3. °C for K-Grade, – °C for B-Grade Parameter TIP/RING Pulldown Transistor Saturation Voltage TIP/RING Pullup Transistor Saturation Voltage Battery Switch Saturation ...
Page 12
Si3232 Table 8. DC Characteristics – DD1 DD4 A Parameter Symbol High Level Input V IH Voltage Low Level Input Voltage V IL High Level Output V OH ...
Page 13
Table 10. Switching Characteristics—SPI = = ( –V 3. DD1 DD4 A Parameter Cycle Time SCLK Rise Time, SCLK Fall Time, SCLK Delay Time, SCLK Fall to SDO Transition Delay Time, CS Rise ...
Page 14
Si3232 Table 11. Switching Characteristics—PCLK and FSYNC Timing = ( –V 3. DD1 DD4 A Parameter PCLK Period Valid PCLK Inputs 2 FSYNC Period PCLK Duty Cycle Tolerance PCLK Period Jitter Tolerance Rise ...
Page 15
Figure 3. Si3232 Simplified Audio Path Block Diagram Fundamental 5 Output Power (dBm0 2 Fundamental Input Power (dBm0) Figure 4. Overload Compression Performance Preliminary Rev. 0.96 Acceptable ...
Page 16
Si3232 C41 3.3 nF VRXP C42 3.3 nF VRXN C43 3.3 nF C45 150 pF VTXP BCM3341 C46 150 pF VTXN C47 150 pF CMlevel SPI Port Figure 5. Typical Connection Diagram between Si3232 and Broadcom® BCM3341 (One SLIC channel ...
Page 17
Typical Application Schematic 1 1 VTXN VTXP BATSELa VTXNb 49 32 VTXNa VTXPb 50 31 VTXPa VRXNb 51 30 VRXNa VRXPb 52 29 VRXPa VCM 53 28 THERMa THERMb 54 27 IRINGPa IRINGPb 55 26 GND1 GND2 56 25 ...
Page 18
Si3232 3. Bill of Materials Component C1, C2, C11, C12 100 nF, 100 V, X7R, ±20% C3, C4, C13, C14 10 nF, 100 V, X7R, ±20% C5, C6, C15, C16 1 µ X7R, ±20% C20–C25 0.1 µF, 10 ...
Page 19
... ESD clamp to be activated for an extended period of time resulting in damage to the Si3200. The resistors shown as R20 through R23 together with capacitors C23, C24, C30 and C31 in the Application Schematic ...
Page 20
... Figure 7.) The user-supplied battery voltage must have sufficient amplitude under all operating states to ensure sufficient headroom. The Si3200 may be powered by a lower secondary battery supply, V power dissipation when driving short loop lengths. Preliminary Rev. 0.96 ...
Page 21
... AC and RING leads to be measured. The Si3232 uses the and V that OV CM Si3200 linefeed interface IC to drive TIP and RING and to isolate the high-voltage line from the low-voltage must be OC Si3232. The Si3232 measures voltage at various nodes to monitor the linefeed current. R these measuring points ...
Page 22
... Power Monitoring and Power Fault Detection" on page Open (LF[2:0] = 000). The Si3200 output is high-impedance. This mode can be used in the presence of line fault conditions and to gen- erate Open Switch Intervals (OSIs). The device can also automatically enter the Open state if any excess power consumption is detected in the Si3200 ...
Page 23
Table 13. Register and RAM Locations used for Linefeed Control Register / Parameter Mnemonic Linefeed LINEFEED Linefeed Shadow LINEFEED Battery Feed Control RLYCON Loop Current Limit On-Hook Line Voltage Common Mode Voltage V Delta for Off-Hook VOCDELTA OC V Delta ...
Page 24
Si3232 I (mA) RING –20 Loop Closure Threshold –40 = 600 Ω = 320 Ω –60 Figure 9. V vs. I Characteristic for RING RING Ground Start Operation Figure 8 illustrates ...
Page 25
Table 14. Register and RAM Locations used for Loop Monitoring Parameter Register/RAM Mnemonic Loop Voltage Sense VLOOP (V – TIP RING TIP Voltage Sense VTIP RING Voltage Sense VRING Loop Current Sense ILOOP Longitudinal Current ILONG Sense Battery ...
Page 26
... The Si3232 also has the ability to prevent thermal overloads by regulating the total power inside the Si3200 or in Register each of the external bipolar transistors (if using a Value discrete linefeed circuit). The DSP engine performs all ...
Page 27
... Note: The Si3200 THERM pin must be connected to the THERM a/b pin of the Si3232 in order for the Si3200 power calculation to work correctly. 4.4.6. Power Filter and Alarms The power calculated during each A/D sample period must be filtered before being compared to a user- programmable maximum-power threshold ...
Page 28
... PQ1S bit is set when a Si3200 power alarm is triggered. 4.4.8. Power Dissipation Considerations The Si3232 relies on the Si3200 to power the line from the battery supply. The PCB layout and enclosure conditions should be designed to allow sufficient ...
Page 29
... Automatic Dual Battery Switching The Si3232 and Si3200 provide the ability to switch between several user-provided battery supplies to aid thermal management. This method is required during the ringing to off-hook and on-hook to off-hook state transitions. During the on-hook operating state, the Si3232 must ...
Page 30
... Si3200. The Si3232’s GPO pin is used along with the external transistor circuit to switch the V rail (the ringing voltage battery rail) onto the Si3200’s VBAT pin when ringing is enabled. The GPO signal is driven automatically by the ringing cadence provided that the RRAIL bit of the RLYCON register is set to 1 (signifying that a third battery rail is present) ...
Page 31
... VBAT V VBATH BRING 0.1 µF V VBATL BLO V BHI Figure 13. Three-Battery Switching with Si3232 Si3232 806 kΩ SVBAT R5 R9 40.2 kΩ Si3200 BATSEL D1 IN4003 Preliminary Rev. 0.96 Si3232 R101 CXT5401 Q1 R102 10 kΩ 402 kΩ R103 Q2 CXT5551 31 ...
Page 32
... ISP using the equations shown below. Refer to Figure 11 on page 26 for the discrete bipolar transistor references used in the equation below (Q1, Q2, Q5 and Q6 – note that the Si3200 has corresponding MOS transistors). The same I equation applies to the discrete bipolar linefeed as well as the Si3200 linefeed device ...
Page 33
I Q1 Input I I Digital LOOP Q2 Signal LPF I Processor LCRLPF CMH LFS Figure 14. Loop Closure Detection Circuitry Table 19. Register and RAM Locations used for Loop Closure Detection Parameter Loop Closure Interrupt Pending ...
Page 34
... LONG in the following equation. Refer to Figure 11 on page 26 for the transistor references used in the equation (Q1, Q2, Q5 and Q6 – note that the Si3200 has corresponding MOS transistors). The same I equation applies to the discrete bipolar linefeed as well as the Si3200 linefeed device. ...
Page 35
Table 21. State Transitions During Ground Key Detection # Loop LINEFEED State State 1 LOOP OPEN LFS = 3 (TIP-OPEN) 2 RING-GND LFS = 3 (TIP-OPEN) 3 RING-GND LFS = 1 (FWD-ACTIVE) 4 LOOP CLOSURE LFS = 1 (FWD-ACTIVE) 5 ...
Page 36
Si3232 Table 22. Register and RAM Locations used for Ground Key Detection Parameter Register/ Mnemonic Ground Key Interrupt Pend- IRQVEC2 ing Ground Key Interrupt Enable Linefeed Shadow LINEFEED Ground Key Detect Status Ground Key Detect LONGDBI Debounce Interval Longitudinal Current ...
Page 37
... Adding dc offset to the OV ringing signal decreases the maximum possible ringing amplitude. Adding significant dc offset also increases the power dissipation in the Si3200 and may require additional airflow or a modified PCB layout to maintain acceptable operating automatically applies and removes the ringing signal ...
Page 38
Si3232 Table 23. Register and RAM Locations used for Ringing Generation Parameter Ringing Waveform Ringing Active Timer Enable Ringing Inactive Timer Enable Ringing Oscillator Enable Monitor Ringing Oscillator Active Timer Ringing Oscillator Inactive Timer Linefeed Control (Initiates Ringing State) On-Hook ...
Page 39
RINGAMP = -------------------- - 2 4 160.173 1.99211 In addition to the variable frequency and amplitude, there is a selectable dc offset (V OFF to the waveform. The dc ...
Page 40
... OV offset of the ringing signal from the OVR RING lead is desired, V purpose. 4.7.4. Ringing Power Considerations The total power consumption of the Si3232/Si3200 chipset using internal ringing generation is dependent values for on the V DD amplitude, the total loop impedance, and the ac load impedance (number of REN) ...
Page 41
R loop impedance = LOOP R = Si3232 ouput impedance OUT overhead current DD,OH DD 4.8. Ring Trip Detection A ring trip event signals that the terminal equipment has transitioned to an off-hook condition after ringing has ...
Page 42
Si3232 4.11. Loop Closure Mask The Dual ProSLIC implements a loop closure mask to ensure mode change between Ringing and Active or On-hook Transmission without causing an erroneous loop-closure detection. The loop-closure mask register, LCRMASK, should be set such that ...
Page 43
Table 24. Recommended Ring Trip Detection Values Ringing DC Offset RTPER Frequency Added? 16–32 Hz Yes 800/f No 800/f 33–60 Hz Yes 2(800/f No 2(800/f Notes: 1. All calculated values should be rounded to the nearest integer. 2. Refer to ...
Page 44
Si3232 4.12. Relay Driver Considerations The Si3232 includes a general-purpose driver output for each channel (GPOa, GPOb) to drive external test relays. In most applications, the relay can be driven directly from the Si3232 with no external relay drive circuitry ...
Page 45
Polarity Reversal The Si3232 supports polarity reversal for message- waiting functionality as well as various signaling modes. The ramp rate can be programmed for a smooth transition or an abrupt transition to accommodate different application requirements. A wink function ...
Page 46
... The Si3232 provides on-chip selectable analog two-wire impedances to meet return loss requirements. The subscriber loop varies with any series impedance due to protection devices placed between the Si3200 outputs and the TIP/RING pair according to the following equation: Z ...
Page 47
PMAMPL = ----------------------- - 2 – coeff + where Full Scale The pulse metering oscillator has a volume envelope (linear ramp) on ...
Page 48
Si3232 BUF A Metering Figure 25. Pulse Metering Generation Block Diagram 4.14. Audio Path Processing The Si3232 is designed to connect directly to integrated access device (IAD) chipsets, such as the Broadcom BCM3341, as well as other ...
Page 49
The resulting gain levels using the ARX stage are summarized in Table 30. All settings assume an external codec with 475 Ω per leg of source impedance driving the RX inputs differentially at VRXPa-VRXNa (for channel a) or VRXPb-VRXNb (for ...
Page 50
Si3232 When a resource reaches an interrupt condition, it signals an interrupt to the interrupt control block. The interrupt control block then sets the associated bit in the interrupt status register if the mask bit for that interrupt is set. ...
Page 51
Refer to "2. Typical Application Schematic" on page 17. The pulldown resistor on the SDO pin is required to allow this node to discharge after a logic high state to a tri-state condition. The discharge occurs while SDO is tri-stated ...
Page 52
Si3232 4.17. Si3232 RAM and Register Space The Si3232 is a highly-programmable telephone linecard solution that uses internal registers and RAM to program operational parameters and modes. The Register Summary and RAM Summary are compressed listings for single-entry quick reference. ...
Page 53
SDO CS CS CPU SDI SDO SPI Clock SCLK CS SDO SCLK CS SDO SCLK Figure 27. SPI Daisy Chain Control Architecture Preliminary Rev. 0.96 Si3232 SDI0 SDI Channel 0 SDI1 Si3232 #1 Channel 1 SDITHRU SDI2 SDI Channel 2 ...
Page 54
Si3232 In Figure 28, the CID field this field is decremented (LSB to MSB order), the value decrements for each SDI down the line. The BRDCST, R/W, and REG/RAM bits remain unchanged as the control word passes ...
Page 55
Figures 29 and 30 illustrate WRITE and READ operations to registers via an 8-bit SPI controller. These operations are each performed as a 3-byte transfer asserted between each byte necessary for asserted before ...
Page 56
Si3232 Figures 33–36 illustrate the various cycles for accessing RAM address locations. RAM addresses are 16-bit entities; therefore the accesses always require four bytes. CS SCLK SDI CONTROL SDO Figure 33. RAM Write Operation via an 8-Bit SPI Port CS ...
Page 57
During RAM address accesses, ADDRESS, and DATA are captured in the SPI module. At the completion of the ADDRESS byte of a READ access, the contents of the channel-based data buffer are moved into the data register in the SPI ...
Page 58
Si3232 Table 32. Summary of Signal Generation and Measurement Tools Function DC Current Generation DC Voltage Generation Ringing Signal Generation 8-Bit DC/Low Frequency Monitor A/D Converter AC Low-pass Filter 4.18.3. Signal Generation Tools TIP/RING dc signal generation. The Si3232 linefeed ...
Page 59
VTIP VRING VLOOP VLONG ILOOP ILONG Figure 38. SLIC Diagnostic Filter Structure The peak detect filter block will report the magnitude of the largest positive or negative value without sign. The dc filter block consists of a single pole IIR ...
Page 60
Si3232 Ringing voltage verification. This test verifies that the desired ringing signal has been correctly applied to the TIP/RING pair and can be measured in the 8- bit monitor ADC, which senses low-frequency signals directly across T-R. Power induction measurement. ...
Page 61
Control Register Summary Any register not listed here is reserved and must not be written. Shaded registers are read only. All registers are assigned a default value during initialization and following a system reset. Only registers 0, 2, ...
Page 62
... ENSYNC RDACEN RINGUNB TAEN RINGTA[15:8] RINGTA[7:0] RINGTI[15:8] RINGTI[7:0] Relay Configuration 5 BSEL RRAIL SLIC Bias Control STDBY SQLCH CAPB BIASEN Si3200 Thermometer 4 5 STAT SEL Impedance Synthesis Coefficients ZSDIS ZSOHT ZP[1:0] Preliminary Rev. 0.96 Bit 3 Bit 2 Bit 1 Bit POLREV VOCZERO PREN ...
Page 63
Control Descriptions AUDGAIN: Audio Gain Control (Register Address 21) (Register type: Initialization Name CMTXSEL ATXMUTE Type R/W R/W Reset settings = 0x00 Bit Name 7 CMTXSEL Transmit Path Common Mode Select. Selects common mode reference for ...
Page 64
Si3232 CALR1: Calibration 1 (Register Address 11) (Register type: Initialization) Bit D7 D6 Name CAL CALOFFR CALOFFT CALOFFRN CALOFFTN CALDIFG Type R/W Reset settings = 0x3F Bit Name 7 CAL Calibration Control/Status Bit. Begins system calibration routine Normal ...
Page 65
CALR2: Calibration 2 (Register Address 12) (Register type: Initialization) Bit D7 D6 Name CALLKGR Type Reset settings = 0x3F Bit Name 7:6 Reserved Read returns zero. 5 CALLKGR RING Leakage Calibration Normal operation or calibration complete ...
Page 66
Si3232 DIAG: Diagnostic Tools (Register Address 13) (Register type: Diagnostics) Bit D7 D6 Name IQ2HR IQ1HR TSTRING Type R/W R/W Reset settings = 0x00 Bit Name 7 IQ2HR Monitor ADC IQ2 High-Resolution Enable. Sets MADC to high-resolution range for IQ2 ...
Page 67
ID: Chip Identification (Register Address 0) (Register type: Initialization/single value instance for both channels) Bit D7 D6 Name PARTNUM[2:0] Type Reset settings = 0xxx Bit Name 7 Reserved Read returns zero. 6:4 PARTNUM[2:0] Part Number Identification. 000-010 = Reserved 011 ...
Page 68
Si3232 IRQ0: Interrupt Status 0 (Register Address 14) (Register type: Operational/single value instance for both channels) Bit D7 D6 Name CLKIRQ IRQ3B IRQ2B Type R R Reset settings = 0x00 Read this interrupt to indicate which interrupt status byte, from ...
Page 69
IRQ1: Interrupt Status 1 (Register Address 15) (Register type: Operational/bits writable in GCI mode only) Bit D7 D6 Name PULSTAS PULSTIS RINGTAS RINGTIS Type R/W R/W Reset settings = 0x00 Bit Name 7 PULSTAS Pulse Metering Active Timer Interrupt Pending. ...
Page 70
Si3232 IRQ2: Interrupt Status 2 (Register Address 16) (Register type: Operational/bits writable in GCI mode only) Bit D7 D6 Name RAMIRS Type Reset settings = 0x00 Bit Name 7:6 Reserved Read returns zero. 5 RAMIRS RAM Access Interrupt Pending. 0 ...
Page 71
IRQ3: Interrupt Status 3 (Register Address 17) (Register type: Operational/bits writable in GCI mode only) Bit D7 D6 Name CMBALS PQ6S Type R/W Reset settings = 0x00 Bit Name 7 CMBALS Common Mode Balance Interrupt Pending interrupt ...
Page 72
Si3232 IRQEN1: Interrupt Enable 1 (Register Address 18) (Register type: Initialization) Bit D7 D6 Name PULSTAE PULSTIE RINGTAE RINGTIE Type R/W R/W Reset settings = 0x00 Bit Name 7 PULSTAE Pulse Metering Active Timer Interrupt Enable Interrupt masked. ...
Page 73
IRQEN2: Interrupt Enable 2 (Register Address 19) (Register type: Initialization) Bit D7 D6 Name RAMIRE Type Reset settings = 0x00 Bit Name 7:6 Reserved Read returns zero. 5 RAMIRE RAM Access Interrupt Enable Interrupt masked Interrupt ...
Page 74
Si3232 IRQEN3: Interrupt Enable 3 (Register Address 20) (Register type: Initialization) Bit D7 D6 Name CMBALE PQ6E Type R/W Reset settings = 0x00 Bit Name 7 CMBALE Common Mode Balance Interrupt Enable Interrupt masked Interrupt enabled. ...
Page 75
LBCON: Loopback Enable (Register Address 22) (Register type: Diagnostic) Bit D7 D6 Name DLM Type R/W Reset settings = 0x00 Bit Name 7 DLM Codec Loopback Mode Enable Codec loopback mode disabled Codec loopback mode enabled. ...
Page 76
Si3232 LINEFEED: Linefeed Control (Register Address 6) (Register type: Operational) Bit D7 D6 Name LFS[2:0] Type Reset settings = 0x00 Bit Name 7 Reserved Read returns zero. 6:4 LFS[2:0] Linefeed Shadow. This register reflects the actual realtime linefeed status. Automatic ...
Page 77
MSTREN: Master Initialization Enable (Register Address 2) (Register type: Initialization/single value instance for both channels) Bit D7 D6 Name PLLFLT FSFLT PCFLT Type R/W R/W Reset settings = 0x00 Bit Name 7 PLLFLT PLL Lock Fault Enable PLLFAULT ...
Page 78
Si3232 MSTRSTAT: Master Initialization Status (Register Address 3) (Register type: Initialization/single value instance for both channels) Bit D7 D6 Name PLLFAULT FSFAULT PCFAULT Type R/W R/W Reset settings = 0x00 Bit Name 7 PLLFAULT PLL Lock Fault Status. This bit ...
Page 79
PMCON: Pulse Metering Control (Register Address 28) (Register type: Operational) Bit D7 D6 Name ENSYNC Type R Reset settings = 0x00 Bit Name 7 ENSYNC Pulse Metering Waveform Present Flag. Indicates a pulse-metering waveform is present pulse ...
Page 80
Si3232 PMTALO: Pulse Metering Oscillator Active Timer—Low Byte (Register Address 29) (Register type: Initialization) Bit D7 D6 Name Type Reset settings = 0x00 Bit Name 7:0 PULSETA[7:0] Pulse Metering Oscillator Active Timer. This register contains the lower 8 bits of ...
Page 81
POLREV: Polarity Reversal Settings (Register Address 7) (Register type: Initialization) Bit D7 D6 Name Type Reset settings = 0x00 Bit Name 7:4 Reserved Read returns zero. 3 POLREV Polarity Reversal Status Forward polarity Reverse polarity. 2 ...
Page 82
Si3232 RAMDATHI: RAM Data—High Byte (Register Address 102) (Register type: Operational/single value instance for both channels) Bit D7 D6 Name Type Reset settings = 0x00 Bit Name 7:0 RAMDAT[15:8] RAM Data—High Byte. A write to RAMDAT followed by a write ...
Page 83
RAMSTAT: RAM Address Status (Register Address 4) (Register type: Operational) Bit D7 D6 Name Type Reset settings = 0x00 Bit Name 7:1 Reserved Read returns zero. 0 RAMSTAT RAM Address Status RAM ready for access RAM ...
Page 84
Si3232 RINGCON: Ringing Configuration (Register Address 23) (Register type: Initialization) Bit D7 D6 Name ENSYNC RDACEN RINGUNB Type R R Reset settings = 0x00 Bit Name 7 ENSYNC Ringing Waveform Present Flag ringing waveform present ...
Page 85
RINGTAHI: Ringing Oscillator Active Timer—High Byte (Register Address 25) (Register type: Initialization) Bit D7 D6 Name Type Reset settings = 0x00 Bit Name 7:0 RINGTA[15:8] Ringing Oscillator Active Timer. This register contains the upper 8 bits of the ringing oscillator ...
Page 86
... Read returns 10 binary. 5 BSEL Battery Select Indicator BATSEL pin is output low. (Si3200 internal battery switch open BATSEL pin is output high. (Si3200 internal battery switch closed). 4 RRAIL Additional Ringing Rail Present (Third Battery Ringing rail not present Ringing rail present. For Si3220, RRD/GPO toggles with LINEFEED ringing cadence ...
Page 87
SBIAS: SLIC Bias Control (Register Address 8) (Register type: Initialization/protected register bits) Bit D7 D6 Name STDBY SQLCH Type R/W–P R/W–P R/W–P Reset settings = 0xE0 Bit Name 7 STDBY Low-power Standby Status. Writing to this bit causes temporary manual ...
Page 88
... Reset settings = 0x00 Bit Name 7 STAT Si3200 Thermometer Status. Reads whether the Si3200 has shut down due to an over-temperature event Si3200 operating within normal operating temperature range Si3200 has exceeded maximum operating temperature. 6 SEL Si3200 Power Sensing Mode Select (Protected Register Bit). ...
Page 89
ZZ: Impedance Synthesis—Analog Complex Coefficient (Register Address 34) (Register type: Initialization/single value instance for both channels) Bit D7 D6 Name ZSDIS ZSOHT Type R/W R/W Reset settings = 0x00 Bit Name 7 ZSDIS Analog Impedance Synthesis Coefficient Disable. Enables/disables RS, ...
Page 90
Si3232 7. 16-Bit RAM Address Summary All internal 16-bit RAM addresses can be assigned unique values for each SLIC channel and are accessed in a similar manner as the 8-bit control registers except that the data are twice as long. ...
Page 91
RAM Mnemonic Description Addr 26 LCRMASK Loop Closure Mask Interval Coeff 166 LCRMSKPR LCR Mask During Polarity Reversal 22 LCROFFHK Off-Hook Detect Threshold 23 LCRONHK On-Hook Detect Threshold 29 LONGDBI Ground Key Detection Debounce Interval 27 LONGHITH Ground Key Detection ...
Page 92
Si3232 RAM Mnemonic Description Addr 57 RINGFRHI Ringing Frequency— High Byte 58 RINGFRLO Ringing Frequency— Low Byte 56 RINGOF Ringing Waveform dc Offset 60 RINGPHAS Ringing Oscillator Initial Phase 66 RTACDB AC Ring Trip Debounce Interval 64 RTACTH AC Ring ...
Page 93
Control Descriptions BATHTH: High Battery Switch Threshold (RAM Address 31) Bit D15 D14 D13 D12 Name BATHTH[14:7] Type Reset settings = 0x00 Bit Name 14:7 BATHTH[14:7] High Battery Switch Threshold. Programs the voltage threshold for selecting the high ...
Page 94
Si3232 BSWLPF: RING Voltage Filter Coefficient (RAM Address 33) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:3 BSWLPF[15:3] RING Voltage Filter Coefficient. Programs the digital low-pass filter block that filters the voltage measured on ...
Page 95
DIAGAC: SLIC Diagnostics AC Output (RAM Address 53) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 DIAGAC[15:0] SLIC Diagnostic AC Output. Provides a filtered value that reflects the ac rms value from the output ...
Page 96
Si3232 DIAGDCCO: SLIC Diagnostics dc Filter Coefficient (RAM Address 52) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:3 DIAGDCCO[15:3] SLIC Diagnostics dc Filter Coefficient. Programs the low-pass filter coefficient used in the dc measurement ...
Page 97
... D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 IRINGN[15:0] IRINGN (Transistor Q3) Current Measurement. Reflects the current flowing into the IRINGN pin of the Si3200 (transistor dis- crete circuit). 195.3 nA/LSB, 2’s complement. D11 D10 ILOOP[15:0] R/W Function D11 ...
Page 98
... Type Reset settings = 0x00 Bit Name 15:0 IRINGP[15:0] IRINGP (Transistor Q2) Current Measurement. Reflects the current flowing into the IRINGP pin of the Si3200 (transistor dis- crete circuit). 3.097 µ A/LSB, 2’s complement. ITIP: (Transistor Q6) Current Measurement (RAM Address 19) Bit D15 D14 D13 ...
Page 99
... Reset settings = 0x00 Bit Name 15:0 ITIPP[15:0] ITIPP (Transistor Q1) Current Measurement. Reflects the current flowing into the ITIPP pin of the Si3200 (transistor discrete circuit). 3.097 µ A/LSB, 2’s complement. LCRDBI: Loop Closure Detection Debounce Interval (RAM Address 24) Bit D15 D14 D13 ...
Page 100
Si3232 LCRMASK: Loop Closure Mask Interval Coefficient (RAM Address 26) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 LCRMASK[15:0] Loop Closure Mask Interval Coefficient. Programs the loop closure detection mask interval. Programmable range is ...
Page 101
LCRONHK: Loop Closure Detection Threshold—Off-Hook to On-Hook Transition (RAM Address 23) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 LCRONHK[15:0] Loop Closure Detection Threshold—Off-Hook to On-Hook Transition. Programs the loop current threshold at which ...
Page 102
... Bit Name 15:3 PLPF12[15:3] Q1/Q2 Thermal Low-pass Filter Coefficient. Programs the thermal low-pass filter value used to calculate the power in transistors Q1 and Q2. Also used to set thermal IPF when using Si3200. Refer to "4.4.6. Power Filter and Alarms" on page 27 for use. 102 D11 D10 D9 ...
Page 103
PLPF34: Q3/Q4 Thermal Low-pass Filter Coefficient (RAM Address 41) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:3 PLPF34[15:3] Q3/Q4 Thermal Low-pass Filter Coefficient. Programs the thermal low-pass filter value used to calculate the power ...
Page 104
Si3232 PMAMPTH: Pulse Metering AGC Amplitude Threshold (RAM Address 70) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 PMAMPTH[15:0] Pulse Metering AGC Amplitude Threshold. Programs the voltage threshold for the automatic gain control (AGC) ...
Page 105
PQ1DH: Q1 Calculated Power (RAM Address 44) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 PQ1DH[15:0] Q1 Calculated Power. Provides the calculated power in transistor Q1 when used with discrete linefeed cir- cuitry. 0 ...
Page 106
Si3232 PQ4DH: Q4 Calculated Power (RAM Address 47) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 PQ4DH[15:0] Q4 Calculated Power. Provides the calculated power in transistor Q4. Used with discrete linefeed circuitry ...
Page 107
... Programs the power threshold in transistors Q1 and Q2 at which a power alarm is triggered. Also programs the total power threshold when using Si3200 16.319 W programmable range, 498 µ W/LSB (0 to 34.72 W range, 1059.6 µ W/LSB in Si3200 mode). Refer to "4.4.6. Power Filter and Alarms" on page 27 for use. D11 D10 ...
Page 108
Si3232 PTH34: Q3/Q4 Power Alarm Threshold (RAM Address 38) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 PTH34[15:0] Q3/Q4 Power Alarm Threshold. Programs the power threshold in transistors Q3 and Q4 at which a ...
Page 109
RINGAMP: Ringing Amplitude (RAM Address 59) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 RINGAMP[15:0] Ringing Amplitude. This RAM location programs the peak ringing amplitude. Refer to "4.6. Ringing Gen- eration" on page 37 ...
Page 110
Si3232 RINGOF: Ringing Waveform dc Offset (RAM Address 56) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 14:0 RINGOF[14:0] Ringing Waveform dc Offset. Programs the amount of dc offset that is added to the ringing ...
Page 111
RTACTH: AC Ring Trip Detect Threshold (RAM Address 64) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 RTACTH[15:0] AC Ring Trip Detect Threshold. Programs the ac loop current threshold value above which a valid ...
Page 112
Si3232 RTPER: Ring Trip Low-pass Filter Coefficient (RAM Address 63) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 RTPER[15:0] Ring Trip Low-pass Filter Coefficient. Programs the low-pass filter coefficient used in the ring trip ...
Page 113
VBAT: Scaled Battery Voltage Measurement (RAM Address 13) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 VBAT[15:0] Scaled Battery Voltage Measurement. Reflects the battery voltage measured through the monitor ADC 160.173 V ...
Page 114
Si3232 VOC: Open Circuit Voltage (RAM Address 0) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 14:0 VOC[14:0] Open Circuit Voltage. Programs the TIP-RING voltage during on-hook conditions. The recommended value but ...
Page 115
VOCLTH: V Delta Lower Threshold (RAM Address 2) OC Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 15:0 VOCLTH[15:0] V Delta Lower Threshold. OC Programs the voltage delta below the VOC value at which the ...
Page 116
Si3232 VOVRING: Ringing Overhead Voltage (RAM Address 6) Bit D15 D14 D13 D12 Name Type Reset settings = 0x00 Bit Name 14:0 VOVRING[14:0] Ringing Overhead Voltage. Programs the overhead voltage between the peak negative ringing level and VBATH. This value ...
Page 117
Pin Descriptions: Si3232 SVBATa RPOa RPIa RNIa RNOa CAPPa CAPMa QGND IREF CAPMb CAPPb RNOb RNIb RPIb RPOb SVBATb Pin #(s) Symbol 1, 16 SVBATa, SVBATb 2, 15 RPOa, RPOb 3, 14 RPIa, RPIb 4, 13 RNIa, RNIb 5, ...
Page 118
... RING side of subscriber loop in reverse polarity. Also modulates ac current onto RING side of loop. I Temperature Sensor— Used to sense the internal temperature of the Si3200. Connect to THERM pin of Si3200 discrete linefeed circuit. I Common Mode Voltage Input —Connect to external common mode voltage source. ...
Page 119
Pin #(s) Symbol Output 46 SDITHRU 47 CS 50, 51 VTXNa, VTXPa 52, 53 VRXNa, VRXPa epad GND Input/ Description O Serial Daisy Chain— Enables devices to use a single CS for serial port control. Connect SDITHRU ...
Page 120
... TIP Output —Connect to the TIP lead of the subscriber loop. No Internal Connection —Do not connect to any electrical signal. RING Output —Connect to the RING lead of the subscriber loop. Operating Battery Voltage —Si3200 internal system battery supply. Con- nect SVBATa/b pin from Si3232 and decouple with a 0.1 µ F/100 V filter capacitor. ...
Page 121
Pin #(s) Symbol Input/ Description Output 15 ITIPN I Negative TIP Current Control —Connect to the ITIPN lead of the Si3232. 16 ITIPP I Positive TIP Current Control —Connect to the ITIPP lead of the Si3232. epad GND Exposed Die ...
Page 122
... Si3232 11. Ordering Guide Part Number Si3232-X-FQ Si3232-X-GQ Si3200-X-FS Si3200-X-GS Si3200-KS Si3200-BS Notes: 1. Add an “R” at the end of the device to denote tape and reel option; 2500 quantity per reel. 2. “X” denotes product revision. 122 Package Lead Free TQFP-64 Yes TQFP-64 Yes ...
Page 123
Package Outline: 64-Pin eTQFP Figure 39 illustrates the package details for the Si3232. Table 33 lists the values for the dimensions shown in the illustration. Figure 39. 64-Pin Thin Quad Flat Package (TQFP) Table 33. 64-Pin Package Diagram Dimensions ...
Page 124
Si3232 13. Package Outline: 16-Pin ESOIC Figure 40 illustrates the package details for the Si3201. Table 34 lists the values for the dimensions shown in the illustration . –A– ...
Page 125
S D UPPORT OCUMENTATION AN55: Dual ProSLIC User Guide AN63: Si322x Coefficient Generator User's Guide AN64: Dual ProSLIC LINC User Guide AN68: 8-Bit Microcontroller Board Hardware Reference Guide AN71: Si3220/Si3225 GR-909 testing AN74: SiLINKPS-EVB User's Guide AN86: Ringing/Ringtrip Operation and ...
Page 126
... LOOP "4.16. SPI Control Interface" on page 50 Added pulldown resistor description Added description for current limiting resistors on V and V connected to the Si3200 on page 19. BATH DD Revised "2. Typical Application Schematic" on page 17. Added pulldown resistor to SDO pin. Added R20–R23, C23, C24, C32, and C33 Si3200 ...
Page 127
N : OTES Preliminary Rev. 0.96 Si3232 127 ...
Page 128
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories, Silicon Labs, and ProSLIC are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...