SI3220-BQ Silicon Laboratories Inc, SI3220-BQ Datasheet - Page 90
![IC SLIC/CODEC DUAL-CH 64TQFP](/photos/16/12/161288/tqfp-64_sml.jpg)
SI3220-BQ
Manufacturer Part Number
SI3220-BQ
Description
IC SLIC/CODEC DUAL-CH 64TQFP
Manufacturer
Silicon Laboratories Inc
Series
ProSLIC®r
Specifications of SI3220-BQ
Package / Case
*
Function
Subscriber Line Interface Concept (SLIC), CODEC
Interface
GCI, PCM, SPI
Number Of Circuits
2
Voltage - Supply
3.3V, 5V
Current - Supply
65mA
Power (watts)
941mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Includes
Battery Switching, BORSCHT Functions, DTMF Generation and Decoding, FSK Tone Generation, Modem and Fax Tone Detection
Product
Telecom
Supply Voltage (min)
3.13 V
Supply Current
22 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Channels
2
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI3220-BQ
Manufacturer:
TONTEK
Quantity:
12 000
Company:
Part Number:
SI3220-BQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Notes:
Addr
Reg
21
11
12
13
22
68
10
14
15
16
17
18
19
20
0
9
6
1.
2.
3.
4.
5.
6.
7.
Si3220/Si3225
8-Bit Control Register Summary
Any register not listed here is reserved and must not be written. Shaded registers are read only. All registers are
assigned a default value during initialization and following a system reset. Only registers 0, 2, 3, and 14 are
available until a PLL lock is established or during a clock failure. Refer to AN58 “Dual ProSLIC Programmer Guide”
for detailed register descriptions and recommended settings.
(Ordered alphabetically by mnemonic except in cases of high, medium and low bytes which are ordered high to low.)
90
3
Any register not listed is reserved and must not be written. Default hex value is loaded to register following any RESET. Only registers ID, MSTREN, MSTRSTAT, and IRQ0 are valid while the
PLL is not locked (MSTRSTAT[PLOCK]).
Reserved bit values are indeterminate.
Register address is in decimal.
Read only.
Protected bits.
Per channel bit(s).
Si3220 only.
Mnemonic
LINEFEED
AUDGAIN
DIGCON
FSKDAT
LCRRTP
IRQEN1
IRQEN2
IRQEN3
CALR1
CALR2
DIAG
IRQ0
IRQ1
IRQ2
IRQ3
ILIM
ID
Diagnostics Tool Enable
Loop Closure/Ring Trip/
Calibration Register 1
Calibration Register 2
Audio Gain Control
Digital Control and
Loop Current Limit
Interrupt Enable 1
Interrupt Enable 2
Interrupt Enable 3
Loopback Enable
Interrupt Status 0
Interrupt Status 1
Interrupt Status 2
Interrupt Status 3
FSK Data Byte
Description
Ground Key
Detection
Linefeed
Chip ID
CODECLB
CLKIRQ
PULSTAS
RXMDMS
PULSTAE
RXMDME
CMBALE
CMBALS
IQ2HR
Bit 7
CAL
4,6
ATXMUTE
TXMDMS
TXMDME
IRQ3B
PULSTIS
PULSTIE
PCMLB
IQ1HR
Bit 6
4,6
Preliminary Rev. 0.91
Digital Control and Loopback
PARTNUM[2:0]
CALLKGR
CALOFFR
Loop Current Limit
TSTRING
RINGTAS
RINGTAE
LFS[2:0]
IRQ2B
RAMIRS
RAMIRE
Diagnostic Tools
Linefeed Control
HYBLB
PQ6S
PQ6E
CMH
FSK Data Byte
Bit 5
Calibration
Interrupts
Chip ID
Audio
4,6
4
4
4
CALOFFT
CALLKGT
IRQ1B
RINGTIS
RINGTIE
SPEED
HYBDIS
DTMFS
DTMFE
TXFILT
PQ5S
PQ5E
Bit 4
FSKBYTE[7:0]
4,6
4
CALOFFRN
CALMADC
VOCTRKS
VOCTRKE
VOCTST
THPFDIS
OS2TAE
OS2TAS
SDIAG
PQ4S
PQ4E
Bit 3
4
CALOFFTN
ARXMUTE
CALDACO
RHPFDIS
LONGHI
IRQ3A
ILIM[4:0]
OS2TIS
LONGS
OS2TIE
LONGE
PQ3S
PQ3E
Bit 2
REV[3:0]
4,6
4
SDIAGIN[2:0]
CALADCO
DTXMUTE
CALDIFG
IRQ2A
OS1TAS
OS1TAE
LOOPS
LOOPE
4
LF[2:0]
PQ2S
PQ2E
RTP
Bit 1
4
4,6
CALCMBAL
DRXMUTE
CALCMG
IRQ1A
RTRIPS
RTRIPE
OS1TIS
OS1TIE
PQ1S
PQ1E
LCR
Bit 0
4
4,6
Type
Diag
Oper
Oper
Oper
Oper
Oper
Oper
Oper
Diag
Init
Init
Init
Init
Init
Init
Init
Init
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
0x3F
0x3F
0x00
0x00
0x00
0x—
0x05
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x40
0x00
Def.
Hex