DS21Q50L Maxim Integrated Products, DS21Q50L Datasheet - Page 50
![IC TRANSCEIVER E1 QUAD 100-LQFP](/photos/6/82/68291/406-100-lqfp_sml.jpg)
DS21Q50L
Manufacturer Part Number
DS21Q50L
Description
IC TRANSCEIVER E1 QUAD 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet
1.DS21Q50L.pdf
(87 pages)
Specifications of DS21Q50L
Function
Transceiver
Interface
E1
Number Of Circuits
4
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
230mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
AIS Alarms Detector and Generator, Loopback Functions, PRBS Generator / Detector, Remote Detector and Generator
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21Q50L
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
DS21Q50L+
Manufacturer:
SPANSION
Quantity:
119
Company:
Part Number:
DS21Q50L+
Manufacturer:
MAXIM
Quantity:
3
Company:
Part Number:
DS21Q50L-W+
Manufacturer:
Maxim Integrated
Quantity:
10 000
14.
On the receiver, the RAF and RNAF registers always report the data as it is received in the additional (Sa)
and international (Si) bit locations. The RAF and RNAF registers are updated with the setting of the
receive align frame bit in status register 2 (SR2.6). The host can use the SR2.6 bit to know when to read
the RAF and RNAF registers. It has 250ms to retrieve the data before it is lost.
On the transmitter, data is sampled from the TAF and TNAF registers with the setting of the transmit
align frame bit in status register 2 (SR2.3). The host can use the SR2.3 bit to know when to update the
TAF and TNAF registers. It has 250µs to update the data or else the old data is retransmitted. Data in the
Si bit position is overwritten if either the framer is programmed (1) to source the Si bits from the TSER
pin, (2) in the CRC4 mode, or (3) to have automatic E-bit insertion enabled. Data in the Sa-bit position is
overwritten if any of the TCR.3 to TCR.7 bits is set to 1. Please see the register descriptions for TCR for
more details.
Register Name:
Register Description:
Register Address:
Bit
Name
NAME
Si
0
0
1
1
0
1
1
ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION
Si
7
BIT
7
5
4
3
2
1
0
6
International Bit
6
0
Frame Alignment Signal Bit
Frame Alignment Signal Bit
Frame Alignment Signal Bit
Frame Alignment Signal Bit
Frame Alignment Signal Bit
Frame Alignment Signal Bit
Frame Alignment Signal Bit
RAF
Receive Align Frame Register
28 Hex
5
0
4
1
FUNCTION
50 of 87
3
1
2
0
1
1
0
1