MC146805E2CP InnovASIC Inc, MC146805E2CP Datasheet
MC146805E2CP
Available stocks
Related parts for MC146805E2CP
MC146805E2CP Summary of contents
Page 1
IA6805E2 Microprocessor Unit FEATURES Form, Fit, and Function Compatible with the Harris CDP6805E2CE and Motorola MC146805E2 Internal 8-bit Timer with 7-Bit Programmable Prescaler On-chip Clock Memory Mapped I/O Versatile Interrupt Handling True Bit Manipulation Bit Test and Branch Instruction Vectored ...
Page 2
IA6805E2 Microprocessor Unit Description The IA6805E2 (CMOS) Microprocessor Unit (MPU low cost, low power MPU. It features a CPU, on-chip RAM, parallel I/O compatibility with pins programmable as input or output. The following paragraphs will further describe this ...
Page 3
IA6805E2 Microprocessor Unit I/O Signal Description The table below describes the I/O characteristics for each signal on the IC. The signal names correspond to the signal names on the pinout diagrams provided ...
Page 4
IA6805E2 Microprocessor Unit R/W-n DDR I/O Port Circuitry and Register Configuration: TO AND FROM CPU DATA DIRECTION A(B) REGISTER PORT A(B) REGISTER PIN Figure 2. PA0-PA7/PB0-PB7 (Input/Output Lines) Copyright 2002 innovASIC The End of Obsolescence I/O ...
Page 5
IA6805E2 Microprocessor Unit Crystal Parameters Representative Frequencies: R max OSC1 C OSC2 Oscillator Connections: CRYSTAL CIRCUIT OSC2 38 OSC2 Figure 3. OSC1, OSC2 (System Clock) OSC1 to Bus Transitions Timing Waveforms: ...
Page 6
IA6805E2 Microprocessor Unit Functional Description Memory: The MPU is capable of addressing 8192 bytes of memory and I/O registers. The locations are divided into internal memory space and external memory space as shown in Figure 5. The first 128 bytes ...
Page 7
IA6805E2 Microprocessor Unit Registers: The following paragraphs describe the registers contained in the MPU. Figure 6 shows the programming model and Figure 7 shows the interrupt stacking order PCH NOTE: Since the ...
Page 8
IA6805E2 Microprocessor Unit A(Accumulator): The accumulator is an 8-bit register used to hold operands and results of arithmetic calculations or data manipulations. X(Index Register): The index register is an 8-bit register used during the indexed addressing mode. It contains an ...
Page 9
IA6805E2 Microprocessor Unit I(Interrupt Mask Bit) The interrupt mask bit indicates that both the external interrupt and the timer interrupt are disabled (masked interrupt occurs while this bit is set, the interrupt is latched and is processed as ...
Page 10
IA6805E2 Microprocessor Unit RESET I_CC < <= $007F DDRs <= 0 CLR IRQ_N LOGIC TIMER <= $FF PRESCALER <= $7F TCR <= $7f PUT 1FFE,1FFF ON ADDRESS BUS IN Y RESET ? RESET_N PIN = LOW N RESET_N ...
Page 11
IA6805E2 Microprocessor Unit External Interrupt: If the external interrupt pin irq_n is “low” and the interrupt mask bit of the condition code register is cleared, the external interrupt occurs. When the interrupt is recognized, the current state of the machine ...
Page 12
IA6805E2 Microprocessor Unit Figure 10. Interrupt Mode Diagram Timer Interrupt: If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are cleared, each time the timer decrements to zero ($01 to $00 transition) ...
Page 13
IA6805E2 Microprocessor Unit Stop Modes: The stop instruction places the MPU in low power consumption mode. The stop instruction disables clocking of most internal registers. Timer control register bits 6 and 7 (TCR6 and TCR7) are altered to remove any ...
Page 14
IA6805E2 Microprocessor Unit Wait Mode: The wait instruction places the MPU in low power consumption mode. The wait instruction disables clocking of most internal registers. The DS and AS output lines go “low” and the RW_n line goes “high”. The ...
Page 15
IA6805E2 Microprocessor Unit Timer: The MPU contains a single 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The counter may be loaded under program control and decrements to zero. When the counter decrements to zero, the timer ...
Page 16
IA6805E2 Microprocessor Unit The counter continues to count past zero, falling from $00 to $FF, and continues. The processor may read the counter at any time without disturbing the count by reading the timer data register (TDR). This allows a ...
Page 17
IA6805E2 Microprocessor Unit TCR (Timer Control Register ($0009)): An 8-bit register that controls functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signals. All bits except bit 3 are read/write. Bits TCR5 - ...
Page 18
IA6805E2 Microprocessor Unit TCR3 – Prescaler Clear Write only bit. Writing a “1” to this bit resets the prescaler to zero. A read of this location always indicates a zero. Unaffected by reset. TCR2, TCR1, TCR0 – Prescaler select bits ...
Page 19
IA6805E2 Microprocessor Unit Instruction Set Description The MPU has 61 basic instructions divided into 5 types. The 5 types are Register/memory, read- modify-write, branch, bit manipulation, and control. Register/Memory Instructions: Most of the following instructions use two operands. One is ...
Page 20
IA6805E2 Microprocessor Unit Bit Manipulation Instructions: The MPU is capable of altering any bits residing in the first 256 bytes of memory. An additional feature allows the software to test and branch on the state of any bit within these ...
Page 21
IA6805E2 Microprocessor Unit Control Instructions: Used to control processor operation during program execution. They are register reference instructions. Copyright 2002 innovASIC The End of Obsolescence Function Mnemonic Transfer TAX Transfer TXA Set carry bit ...
Page 22
IA6805E2 Microprocessor Unit Opcode Map Summary: The following table is an opcode map for the instructions used on the MPU. The legend following the table shows how to use the table. Bit Manipulation Branch Read-Modify-Write BTB BSC REL DIR INH ...
Page 23
IA6805E2 Microprocessor Unit AC/DC Parameters Absolute maximum ratings: Supply Voltage (V )........................….…...………….….………-0. Input Pin Voltage (V )…………………………………...-0 Operating Temperature……………………………….……....- Storage temperature Range (Tstg).................…........….…...…- 55°C to 150°C ESD Protection (HBM)………………………………………………5000V Note: ...
Page 24
IA6805E2 Microprocessor Unit Control Timing V =0V Parameters I/O Port Timing – Input Setup Time (Figure 14) Input Hold Time (Figure 14) Output Delay Time (Figure 14) Interrupt Setup Time (Figure 15) ...
Page 25
IA6805E2 Microprocessor Unit Bus Timing V =0V (Figure 19 Num Parameters 1 Cycle Time 2 Pulse Width, DS Low 3 Pulse Width, DS High 4 Clock Transition 8 RW_n 9 Non-Muxed Address ...
Page 26
IA6805E2 Microprocessor Unit ADD_BUS_UNMUX[8:12] NEXT OP CODE ADDRESS T ILASL IRQ_N__TCR7_N MUX_ADD_DATA[0:7] NEXT OP CODE RW_N Note the interrupting device must release the IRQ_N line within this time to prevent subsequent recognition DSLIH of ...
Page 27
IA6805E2 Microprocessor Unit INT_EXT_CLK TCR7 AS DS A[12:8] OP CODE ADDR OP CODE ADDRESS B[7:0] 8F WAIT OP CODE RW_N Figure 17. Timer Interrupt After WAIT Instruction Timing INT_EXT_CLK TCRB7 AS DS ...
Page 28
IA6805E2 Microprocessor Unit RW_n 11 9 A[12: B[7:0] WRITE 18 23 B[7:0] READ Copyright 2002 innovASIC The End of Obsolescence VALID VALID ...
Page 29
IA6805E2 Microprocessor Unit Packaging Information PDIP Packaging TOP LEAD 1 IDENTIFIER 1 LEAD COUNT DIRECTION SIDE VIEW (LENGTH) Copyright 2002 innovASIC The End of Obsolescence Symbol ...
Page 30
IA6805E2 Microprocessor Unit PLCC Packaging PIN 1 IDENTIFIER & ZONE D3 TOP VIEW .81 / .66 e . SIDE VIEW Copyright 2002 innovASIC The End of Obsolescence As of Production Version 00 Symbol SEATING PLANE ...
Page 31
... D. Execution of illegal op-codes on the IA6805E2 will force a system reset. On the original Harris and Motorola parts, execution of illegal op-codes would produce unpredictable results. Copyright 2002 innovASIC The End of Obsolescence Temperature Grade Industrial Industrial Part Number Harris Part Number q MC146805E2CP CDP6805E2CE q MC146805E2P CDP6805E2E q MC146805E2CFN CDP6805E2CQ q MC146805E2FN CDP6805E2Q ENG21108140100 ...