M38067ECFP Renesas Electronics Corporation., M38067ECFP Datasheet
M38067ECFP
Available stocks
Related parts for M38067ECFP
M38067ECFP Summary of contents
Page 1
To all our customers Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April ...
Page 2
MITSUBISHI 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES 3806 Group User’s Manual ...
Page 3
Keep safety first in your circuit designs! Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to ...
Page 4
Preface This user’s manual describes Mitsubishi’s CMOS 8- bit microcomputers 3806 Group. After reading this manual, the user should have a through knowledge of the functions and features of the 3806 Group, and should be able to fully utilize the ...
Page 5
BEFORE USING THIS USER’S MANUAL This user’s manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development. Chapter 3 also includes necessary information for systems denelopment. Be sure ...
Page 6
LIST OF GROUPS HAVING THE SIMILAR FUNCTIONS 3806 group, one of the CMOS 8-bit microcomputer 38000 series presented in this user’s manual is provided with standard functions. The basic functions of the 3800, 3802, 3806 and 3807 groups having the ...
Page 7
CHAPTER 1. HARDWARE DESCRIPTION ................................................................................................................................ 1-2 FEATURES ...................................................................................................................................... 1-2 APPLICATIONS .............................................................................................................................. 1-2 PIN CONFIGURATION .................................................................................................................. 1-2 FUNCTIONAL BLOCK................................................................................................................... 1-4 PIN DESCRIPTION ........................................................................................................................ 1-5 PART NUMBERING ....................................................................................................................... 1-7 GROUP EXPANSION .................................................................................................................... 1-8 GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION) ................. 1-10 GROUP ...
Page 8
Table of contents ROM PROGRAMMING METHOD .............................................................................................. 1-39 FUNCTIONAL DESCRIPTION SUPPLEMENT ......................................................................... 1-40 Interrupt ................................................................................................................................... 1-40 Timing After Interrupt ............................................................................................................. 1-41 A-D Converter ......................................................................................................................... 1-42 CHAPTER 2. APPLICATION 2.1 I/O port ..................................................................................................................................... 2-2 2.1.1 Memory map of I/O port ............................................................................................... ...
Page 9
Electrical characteristics (Extended operating temperature version) .................... 3-11 3.1.10 A-D converter characteristics (Extended operating temperature version) ........ 3-11 3.1.11 D-A converter characteristics (Extended operating temperature version) ........ 3-12 3.1.12 Timing requirements and Switching characteristics (Extended operating temperature version) .......................................................... ...
Page 10
CHAPTER 1 HARDWARE Fig. 1 Pin configuration of M38063M6-XXXFP .......................................................................... 1-2 Fig. 2 Pin configuration of M38063M6-XXXGP and M38063M6AXXXHP ............................. 1-3 Fig. 3 Functional block diagram .................................................................................................. 1-4 Fig. 4 Part numbering ................................................................................................................... 1-7 Fig. 5 Memory expansion plan .................................................................................................... ...
Page 11
List of figures CHAPTER 2 APPLICATION Fig. 2.1.1 Memory map of I/O port related registers ................................................................ 2-2 Fig. 2.1.2 Structure of Port Pi (i= ...................................................... 2-3 Fig. 2.1.3 Structure of Port Pi ...
Page 12
Fig. 2.3.21 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] .................................. 2-36 Fig. 2.3.22 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] . 2-37 Fig. 2.3.23 Connection diagram [Output of serial ...
Page 13
List of figures CHAPTER 3 APPENDIX Fig. 3.1.1 Circuit for measuring output switching characteristics (1) ................................... 3-21 Fig. 3.1.2 Circuit for measuring output switching characteristics (2) ................................... 3-21 Fig. 3.1.3 Timing diagram (in single-chip mode) ..................................................................... 3-22 Fig. 3.1.4 Timing ...
Page 14
CHAPTER 1 HARDWARE Table 1 Pin description (1) ........................................................................................................... 1-5 Table 2 Pin description (2) ........................................................................................................... 1-6 Table 3 List of supported products ............................................................................................. 1-9 Table 4 List of supported products (Extended operating temperature version) .................. 1-10 Table 5 List ...
Page 15
List of tables Table 3.1.21 Timing requirements in memory expansion mode and microprocessor mode (Extended operating temperature version) ................................................... 3-14 Table 3.1.22 Switching characteristics in memory expansion mode and microprocessor mode (Extended operating temperature version) ................................................... 3-14 Table 3.1.23 Absolute ...
Page 16
HARDWARE DESCRIPTION FEATURES APPLICATIONS PIN CONFIGURATION FUNCTIONAL BLOCK PIN DESCRIPTION PART NUMBERING GROUP EXPANSION FUNCTIONAL DESCRIPTION NOTES ON PROGRAMMING DATA REQUIRED FOR MASK ORDERS ROM PROGRAMMING METHOD FUNCTIONAL DESCRIPTION SUPPLEMENT ...
Page 17
HARDWARE DESCRIPTION/FEATURES/APPLICATIONS/PIN CONFIGURATION DESCRIPTION The 3806 group is 8-bit microcomputer based on the 740 family core technology. The 3806 group is designed for controlling systems that require analog signal processing and include two serial I/O functions, A-D converters, and D-A ...
Page 18
PIN CONFIGURATION (TOP VIEW REF / / /AN ...
Page 19
HARDWARE FUNCTIONAL BLOCK FUNCTIONAL BLOCK Fig. 3 Functional block diagram 1-4 3806 GROUP USER’S MANUAL ...
Page 20
PIN DESCRIPTION Table 1. Pin description (1) Pin Name V Power source • Apply voltage (Extended operating temperature version : 4 5 (High-speed version : 2.7 V ...
Page 21
HARDWARE PIN DESCRIPTION Table 2. Pin description (2) Pin Name I/O port P7 • 8-bit I/O port with the same function as port P0 0 IN2 • CMOS compatible input level 1 OUT2 P7 ...
Page 22
PART NUMBERING Product M3806 XXX FP Fig. 4 Part numbering Package type FP : 80P6N-A package GP : 80P6S-A package FS : 80D0 package ROM number Omitted in some types. Normally, using hyphen When electrical characteristic, ...
Page 23
... M38062M4-XXXGP M38063M6-XXXFP M38063E6-XXXFP M38063E6FP 24576 M38063M6-XXXGP (24446) M38063E6-XXXGP M38063E6GP M38063E6FS M38067M8-XXXFP 32768 (32638) M38067M8-XXXGP M38067MC-XXXFP M38067EC-XXXFP M38067ECFP 49152 (49022) M38067MC-XXXGP M38067EC-XXXGP M38067ECGP 1-8 RAM size (bytes) Package ) 80P6N-A Mask ROM version 384 80P6S-A Mask ROM version 80P6N-A Mask ROM version 384 ...
Page 24
GROUP EXPANSION Mitsubishi plans to expand the 3806 group as follows: (1) Support for mask ROM, One Time PROM, and EPROM versions ROM/PROM capacity ................................ bytes RAM capacity .............................................. 384 to 1024 bytes Memory Expansion ...
Page 25
HARDWARE GROUP EXPANSION GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION) Mitsubishi plans to expand the 3806 group (extended operating temperature version) as follows: (1) Support for mask ROM version ROM/PROM capacity ................................ bytes RAM capacity .............................................. ...
Page 26
GROUP EXPANSION (HIGH-SPEED VERSION) Mitsubishi plans to expand the 3806 group (high-speed version) as follows: (1) Support for mask ROM, One Time PROM, and EPROM versions ROM/PROM capacity ................................ bytes RAM capacity .............................................. 512 to ...
Page 27
HARDWARE FUNCTIONAL DESCRIPTION FUNCTIONAL DESCRIPTION Central Processing Unit (CPU) The 3806 group uses the standard 740 family instruction set. Re- fer to the table of 740 family addressing modes and machine in- structions or the SERIES 740 <Software> User’s Manual ...
Page 28
M(S) (PC (S) (S – 1) Store Return Address on Stack (Note 2) M(S) (PC (S) (S – 1) Subroutine Execute RTS ( Restore Return Address (PC ) M( (PC ) M(S) ...
Page 29
HARDWARE FUNCTIONAL DESCRIPTION Processor status register (PS) The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic op- eration. Branch operations can be performed by testing the Carry (C) ...
Page 30
CPU mode register The CPU mode register is allocated at address 003B The CPU mode register contains the stack page selection bit CPU mode register ( CPUM : address Fig. 10 Structure of CPU mode register . 16 ...
Page 31
HARDWARE FUNCTIONAL DESCRIPTION Memory Special function register (SFR) area The Special Function Register area in the zero page contains con- trol registers such as I/O ports and timers. RAM RAM is used for data storage and for stack area of ...
Page 32
Port P0 (P0) 0000 16 Port P0 direction register (P0D) 0001 16 Port P1 (P1) 0002 16 Port P1 direction register (P1D) 0003 16 Port P2 (P2) 0004 16 Port P2 direction register (P2D) 0005 16 Port P3 (P3) 0006 ...
Page 33
HARDWARE FUNCTIONAL DESCRIPTION I/O Ports Direction registers The 3806 group has 72 programmable I/O pins arranged in nine I/O ports (ports P0 to P8). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each ...
Page 34
Ports P0, P1, P2, P3 Direction register Port latch Data bus (3) Port P4 4 Serial I/O1 enable bit Receive enable bit Direction register Port latch Data bus Serial I/O1 input (5) Port P4 6 ...
Page 35
HARDWARE FUNCTIONAL DESCRIPTION (9) Port P6 Direction register Port latch Data bus A-D conversion input Analog input pin selection bit (11) Port P7 1 Serial I/O2 transmit completion signal Serial I/O2 port selection bit Direction register Port latch Data bus ...
Page 36
Interrupts Interrupts occur by sixteen sources: seven external, eight internal, and one software. Interrupt control Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software in- terrupt set ...
Page 37
HARDWARE FUNCTIONAL DESCRIPTION Interrupt request bit Interrupt enable bit Interrupt disable flag (I) Fig. 15 Interrupt control b7 b0 Interrupt edge selection register (INTEDGE : address 003A INT active edge selection bit 0 INT active edge selection bit 1 Not ...
Page 38
Timers The 3806 group has four timers: timer X, timer Y, timer 1, and timer 2. All timers are count down. When the timer reaches “00 derflow occurs at the next count pulse and the corresponding timer latch is reloaded ...
Page 39
HARDWARE FUNCTIONAL DESCRIPTION Oscillator Divider f(X ) 1/16 IN Pulse width measurement mode CNTR active P5 /CNTR pin Event edge switch bit counter mode “0” “1” CNTR active 0 edge switch bit Port P5 4 Port P5 ...
Page 40
Serial I/O Serial I/O1 Serial I/O1 can be used as either clock synchronous or asynchro- nous (UART) serial I/O. A dedicated timer is also provided for baud rate generation CLK1 BRG count ...
Page 41
HARDWARE FUNCTIONAL DESCRIPTION Asynchronous serial I/O (UART) mode Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to “0”. Eight serial data transfer formats can be ...
Page 42
Transmit or receive clock Transmit buffer write signal TBE=0 TSC=0 TBE=1 Serial output Receive buffer read signal ST Serial input Notes 1: Error flag detection occurs at the same time that the RBF ...
Page 43
HARDWARE FUNCTIONAL DESCRIPTION b0 b7 Serial I/O1 status register (SIO1STS : address 0019 Transmit buffer empty flag (TBE) 0: Buffer full 1: Buffer empty Receive buffer full flag (RBF) 0: Buffer empty 1: Buffer full Transmit shift completion flag (TSC) ...
Page 44
Serial I/O2 The serial I/O2 function can be used only for clock synchronous serial I/O. For clock synchronous serial I/O the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by ...
Page 45
HARDWARE FUNCTIONAL DESCRIPTION Transfer clock (Note 1) Serial I/O2 register write signal Serial I/O2 output S OUT2 Serial I/O2 input S IN2 Receive enable signal S RDY2 Notes 1: When the internal clock is selected as the transfer clock, the ...
Page 46
A-D Converter The functional blocks of the A-D converter are described below. [A-D conversion register] The A-D conversion register is a read-only register that stores the result of an A-D conversion. When reading this register during an A-D conversion, the ...
Page 47
HARDWARE FUNCTIONAL DESCRIPTION D-A Converter The 3806 group has two internal D-A converters (DA1 and DA2) with 8-bit resolutions. The D-A converter is performed by setting the value in the D-A conversion register. The result of D-A converter is output ...
Page 48
Reset Circuit ______ To reset the microcomputer, the RESET pin should be held at an ______ “L” level for more. Then the RESET pin is returned to an “H” level (Note 1), reset is released. Internal operation ...
Page 49
HARDWARE FUNCTIONAL DESCRIPTION X IN RESET RESET OUT (internal reset) SYNC Address Data clock cycles IN Fig. 33 Timing of reset 1- FFFC ? ? ? ? ? ? ...
Page 50
Clock Generating Circuit An oscillation circuit can be formed by connecting a resonator be- tween X and supply a clock signal externally, input OUT the X pin and make the X pin open. IN ...
Page 51
HARDWARE FUNCTIONAL DESCRIPTION Processor Modes Single-chip mode, memory expansion mode, and microprocessor mode can be selected by changing the contents of the processor mode bits CM and CM (bits 0 and 1 of address 003B 0 1 memory expansion mode ...
Page 52
Bus control with memory expansion _____ The 3806 group has a built-in ONW function to facilitate access to external memory and I/O devices in memory expansion mode or microprocessor mode. _____ If an “L” level signal is input to the ...
Page 53
HARDWARE NOTES ON PROGRAMMING NOTES ON PROGRAMMING Processor Status Register The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is “1”. Af- ter a reset, initialize flags which ...
Page 54
DATA REQUIRED FOR MASK ORDERS/ROM PROGRAMMING METHOD DATA REQUIRED FOR MASK ORDERS The following are necessary when ordering a mask ROM produc- tion: 1. Mask ROM Order Confirmation Form 2. Mark Specification Form 3. Data to be written to ROM, ...
Page 55
HARDWARE FUNCTIONAL DESCRIPTION SUPPLEMENT FUNCTIONAL DESCRIPTION SUPPLEMENT Interrupt 3806 group permits interrupts on the basis of 16 sources vector interrupts with a fixed priority system. Accordingly, when two or more interrupt Table 12. Interrupt sources, vector addresses and ...
Page 56
Timing After Interrupt The interrupt processing routine begins with the machine cycle following the completion of the in- struction that is currently in execution. SYNC Address bus Data bus Fig. 41 Timing chart after an interrupt occurs Generation of interrupt ...
Page 57
HARDWARE FUNCTIONAL DESCRIPTION SUPPLEMENT A-D Converter A-D conversion is started by setting AD conversion completion bit to “0.” During A-D conversion, inter- nal operations are performed as follows. 1. After the start of A-D conversion, A-D conversion register goes to ...
Page 58
Figures 43 shows A-D conversion equivalent cir- cuit, and Figure 44 shows A-D conversion timing chart. about AD/DA control register V REF ...
Page 59
HARDWARE FUNCTIONAL DESCRIPTION SUPPLEMENT MEMORANDUM 1-44 3806 GROUP USER’S MANUAL ...
Page 60
APPLICATION 2.1 I/O port 2.2 Timer 2.3 Serial I/O 2.4 A-D converter 2.5 Processor mode 2.6 Reset ...
Page 61
APPLICATION 2.1 I/O port 2.1 I/O port 2.1.1 Memory map of I/O port 0000 16 0001 16 0002 16 0003 16 0004 16 0005 16 0006 16 0007 16 0008 16 0009 16 000A 16 000B 16 000C 16 000D ...
Page 62
Related registers Port Fig. 2.1.2 Structure of Port Port Pi direction register ...
Page 63
APPLICATION 2.1 I/O port 2.1.3 Handling of unused pins Table 2.1.1 Handling of unused pins (in single-chip mode) Name of Pins/Ports P0, P1, P2, P3, P4, P5, P6, P7 REF OUT Table 2.1.2 Handling of ...
Page 64
Timer 2.2.1 Memory map of timer Prescaler 12 (PRE12) 0020 16 Timer 1 (T1) 0021 16 Timer 2 (T2) 0022 16 Timer XY mode register (TM) 0023 16 Prescaler X (PREX) 0024 16 Timer X (TX) 0025 16 Prescaler ...
Page 65
APPLICATION 2.2 Timer 2.2.2 Related registers Prescaler 12, Prescaler X, Prescaler Fig. 2.2.2 Structure of Prescaler 12, Prescaler X, Prescaler Y Timer ...
Page 66
Timer 2, Timer X, Timer Fig. 2.2.4 Structure of Timer 2, Timer X, Timer Y Timer 2 (T2), Timer X (TX), Timer Y (TY) [Address : ...
Page 67
APPLICATION 2.2 Timer Timer XY mode register Fig. 2.2.5 Structure of Timer XY mode register Table. 2.2.1 Function of CNTR Operating mode of Timer X/Timer Y Timer mode Pulse output mode Event ...
Page 68
Interrupt request register Fig. 2.2.6 Structure of Interrupt request register 1 Interrupt request register Fig. 2.2.7 Structure of Interrupt request register 2 ...
Page 69
APPLICATION 2.2 Timer Interrupt control register Fig. 2.2.8 Structure of Interrupt control register 1 Interrupt control register ...
Page 70
Timer application examples (1) Basic functions and uses [Function 1] Control of Event interval (Timer X, Timer Y, Timer 1, Timer 2) The Timer count stop bit is set to “0” after setting a count value to a timer. ...
Page 71
APPLICATION 2.2 Timer (2) Timer application example 1 : Clock function (measurement of 250 ms) Outline : The input clock is divided by a timer so that the clock counts up every 250 ms. Specifications : • The clock f(X ...
Page 72
Timer XY mode register (Address : Prescaler X (Address : 24 b7 PREX Timer X (Address : Interrupt control register 1 (Address : 3E b7 ICON1 Interrupt request register 1 (Address : 3C b7 ...
Page 73
APPLICATION 2.2 Timer Control procedure : Figure 2.2.12 shows a control procedure. RESET Initialization SEI (Address : (Address : 3E ), bit4 ICON1 16 (Address : 24 ) PREX 16 (Address : ...
Page 74
Timer application example 2 : Piezoelectric buzzer output Outline : The rectangular waveform output function of a timer is applied for a piezoelectric buzzer output. Specifications : • The rectangular waveform resulting from dividing clock f(X 2 kHz (2048 ...
Page 75
APPLICATION 2.2 Timer Timer XY mode register (Address : Timer X (Address : Prescaler X (Address : 24 b7 PREX Fig. 2.2.15 Setting of related registers [Piezoelectric buzzer output] Control procedure : Figure 2.2.16 ...
Page 76
Timer application example 3 : Measurement of frequency Outline : The following two values are compared for judging if the frequency is within a certain range. • A value counted a pulse which is input to P5 • A ...
Page 77
APPLICATION 2.2 Timer Timer XY mode register (Address : Prescaler 12 (Address : 20 b7 PRE12 Timer 1 (Address : Prescaler Y (Address : 26 b7 PREY Timer Y (Address : ...
Page 78
Control procedure : Figure 2.2.19 shows a control procedure. RESET Initialization SEI (Address : (Address : 20 PRE12 16 (Address : (Address : 26 PREY 16 (Address : (Address : 3E ...
Page 79
APPLICATION 2.2 Timer (5) Timer application example 4 : Measurement of pulse width of FG pulse generated by motor Outline : The “H” level width of a pulse input to the P5 underflow is detected by Timer X interrupt and ...
Page 80
Timer XY mode register (Address : Prescaler X (Address : 24 b7 PREX Timer X (Address : Interrupt control register 1 (Address : 3E b7 ICON1 Interrupt request register (Address : 3C b7 IREQ1 ...
Page 81
APPLICATION 2.2 Timer Figure 2.2.22 shows a control procedure. RESET Initialization SEI (Address : (Address : 24 ) PREX 16 TX (Address : (Address : 3E ), bit4 ICON1 16 (Address : 3C ...
Page 82
Serial I/O 2.3.1 Memory map of serial I/O Transmit/Receive buffer register (TB/RB) 0018 16 Serial I/O1 status register (SIO1STS) 0019 16 Serial I/O1 control register (SIO1CON) 001A 16 UART control register (UARTCON) 001B 16 Baud rate generator (BRG) 001C ...
Page 83
APPLICATION 2.3 Serial I/O 2.3.2 Related registers Transmit/Receive buffer register Transmit/Receive buffer register Fig. 2.3.2 Structure of Transmit/Receive buffer register Serial I/O1 status ...
Page 84
Serial I/O1 control register Serial I/O1 control register (SIO1CON) [Address : Fig. 2.3.4 Structure of Serial I/O1 control register UART control register ...
Page 85
APPLICATION 2.3 Serial I/O Baud rate generator Baud rate generator (BRG) [Address : Fig. 2.3.6 Structure of Baud rate generator Serial I/O2 ...
Page 86
Serial I/O2 register Fig. 2.3.8 Structure of Serial I/O2 register Interrupt edge selection register Fig. 2.3.9 Structure of Interrupt edge selection register Serial I/O2 ...
Page 87
APPLICATION 2.3 Serial I/O Interrupt request register Fig. 2.3.10 Structure of Interrupt request register 1 Interrupt request register Fig. 2.3.11 Structure of ...
Page 88
Interrupt control register Fig. 2.3.12 Structure of Interrupt control register 1 Interrupt control register ...
Page 89
APPLICATION 2.3 Serial I/O 2.3.3 Serial I/O connection examples (1) Control of peripheral IC equipped with CS pin There are connection examples using a clock synchronous serial I/O mode. Figure 2.3.14 shows connection examples of a peripheral IC equipped with ...
Page 90
Connection with microcomputer Figure 2.3.15 shows connection examples of the other microcomputers. (1) Selecting an internal clock S CLK 3806 group Microcomputer (3) Using the S RDY (Selecting an external clock) S RDY ...
Page 91
APPLICATION 2.3 Serial I/O 2.3.4 Setting of serial I/O transfer data format A clock synchronous or clock asynchronous (UART) is selected as a data format of the serial I/O1. The serial I/O2 operates in a clock synchronous. Figure 2.3.16 shows ...
Page 92
Serial I/O application examples (1) Communication using a clock synchronous serial I/O (transmit/receive) Outline : 2-byte data is transmitted and received through the clock synchronous serial I/O. The signal is used for communication control. Figure 2.3.17 shows a connection ...
Page 93
APPLICATION 2.3 Serial I/O Transmitting side Serial I/O1 status register (Address : 19 b7 SIO1STS Serial I/O1 control register (Address : 1A b7 SIO1CON Baud rate generator (Address : 1C b7 BRG Interrupt edge selection register ...
Page 94
Receiving side Serial I/O1 status register (Address : 19 b7 SIO1STS Serial I/O1 control register (Address : 1A b7 SIO1CON Fig. 2.3.20 Setting of related registers at a receiving side [Communication using a clock synchronous serial ...
Page 95
APPLICATION 2.3 Serial I/O Control procedure : Figure 2.3.21 shows a control procedure at a transmitting side, and Figure 2.3.22 shows a control procedure at a receiving side. RESET Initialization (Address : 1A SIO1CON 16 (Address : 1C BRG 16 ...
Page 96
RESET Initialization SIO1CON (Address : 1A Pass 2 ms? Y TB/RB (Address : SIO1STS (Address : 19 1 Read out reception data from TB/RB (Address : 18 SIO1STS (Address : 19 1 Read out reception data from ...
Page 97
APPLICATION 2.3 Serial I/O (2) Output of serial data (control of a peripheral IC) Outline : 4-byte data is transmitted and received through the clock synchronous serial I/O. The CS signal is output to a peripheral IC through the port ...
Page 98
Figure 2.3.25 shows a setting of serial I/O1 related registers, and Figure 2.3.26 shows a setting of serial I/O1 transmission data. Serial I/O1 control register (Address : 1A b7 SIO1CON UART control register ...
Page 99
APPLICATION 2.3 Serial I/O Control procedure : When the registers are set as shown in Fig. 2.3.25, the Serial I/O1 can transmit 1-byte data simply by writing data to the Transmit buffer register. Thus, after setting the CS signal to ...
Page 100
Figure 2.3.28 shows a setting of serial I/O2 related registers, and Figure 2.3.29 shows a setting of serial I/O2 transmission data. Serial I/O2 control register (Address : 1D b7 SIO2CON Interrupt control register 2 (Address : ...
Page 101
APPLICATION 2.3 Serial I/O Control procedure : When the registers are set as shown in Fig. 2.3.28, the Serial I/O2 can transmit 1-byte data simply by writing data to the Serial I/O2 register. Thus, after setting the CS signal to ...
Page 102
Cyclic transmission or reception of block data (data of a specified number of bytes) between microcomputers [without using an automatic transfer] Outline : When a clock synchronous serial I/O is used for communication, synchronization of the clock and the ...
Page 103
APPLICATION 2.3 Serial I/O The communication is performed according to the timing shown below. In the slave unit, when a synchronizing clock is not input within a certain time (heading adjustive time), the next clock input is processed as the ...
Page 104
Control procedure : Control in the master unit After a setting of the related registers is completed as shown in Figure 2.3.33, in the master unit transmission or reception of 1-byte data is started simply by writing transmission data to ...
Page 105
APPLICATION 2.3 Serial I/O Control in the slave unit After a setting of the related registers is completed as shown in Figure 2.3.33, the slave unit becomes the state which is received a synchronizing clock at all times, and the ...
Page 106
Communication (transmit/receive) using an asynchronous serial I/O (UART) Point : 2-byte data is transmitted and received through an asynchronous serial I/O. The port P4 is used for communication control. 0 Figure 2.3.36 shows a connection diagram, and Figure 2.3.37 ...
Page 107
APPLICATION 2.3 Serial I/O Table 2.3.1 shows setting examples of Baud rate generator (BRG) values and transfer bit rate values, Figure 2.3.38 shows a setting of related registers at a transmitting side, and Figure 2.3.39 shows a setting of related ...
Page 108
Transmitting side Serial I/O1 status register (Address : 19 b7 SIO1STS Serial I/O1 control register (Address : SIO1CON UART control register (Address : UARTCON Baud rate generator (Address : 1C b7 ...
Page 109
APPLICATION 2.3 Serial I/O Receiving side Serial I/O1 status register (Address : 19 b7 SIO1STS Serial I/O1 control register (Address : 1A b7 SIO1CON UART control register (Address : UARTCON Baud rate generator ...
Page 110
Control procedure : Figure 2.3.40 shows a control procedure at a transmitting side, and Figure 2.3.41 shows a control procedure at a receiving side. RESET Initialization (Address : 1A SIO1CON 16 (Address : 1B UARTCON 16 BRG (Address : 1C ...
Page 111
APPLICATION 2.3 Serial I/O RESET Initialization SIO1CON (Address : 1A 16 UARTCON (Address : 1B 16 BRG (Address : 1C 16 P4D (Address : SIO1STS (Address : 19 1 Read out a reception data from RB (Address ...
Page 112
A-D converter 2.4.1 Memory map of A-D conversion 0034 16 0035 003D 003F 16 Fig. 2.4.1 Memory map of A-D conversion related registers AD/DA control register (ADCON) A-D conversion register (AD) ...
Page 113
APPLICATION 2.4 A-D converter 2.4.2 Related registers AD/DA control register AD/DA control register (ADCON) [Address : Fig. 2.4.2 Structure of AD/DA control ...
Page 114
Interrupt request register Interrupt request reigster 2 (IREQ2) [Address : Fig. 2.4.4 Structure of Interrupt request register 2 Interrupt control register ...
Page 115
APPLICATION 2.4 A-D converter 2.4.3 A-D conversion application example Conversion of Analog input voltage Outline : The analog input voltage input from the sensor is converted into digital values. Figure 2.4.6 shows a connection diagram, and Figure 2.4.7 shows a ...
Page 116
Control procedure : By setting the related registers as shown in Figure 2.4.7, the analog input voltage input from the sensor are converted into digital values ADCON (Address : 34 16 ADCON (Address : 34 16 ADCON (Address ...
Page 117
APPLICATION 2.5 Processor mode 2.5 Processor mode 2.5.1 Memory map of processor mode CPU mode register (CPUM) 003B 16 Fig. 2.5.1 Memory map of processor mode related register 2.5.2 Related register CPU mode register ...
Page 118
Processor mode application examples (1) Application example of memory expansion in the case where the function is not used Outline : The external memory is accessed in the microprocessor mode MHz, an available RAM ...
Page 119
APPLICATION 2.5 Processor mode Figure 2.5.4, Figure 2.5.5 and Figure 2.5.6 shows a standard timing at 8 MHz (No-Wait). A – (Port P0) A – (Port P1) S (A15) OE (RD of 3806) DQ –DQ 1 ...
Page 120
A – (Port P0) A – (Port P1) S (A15) W (WR of 3806) DQ – (Port P2) OE “H“ level (RD of 3806) Fig. 2.5.6 Write-cycle (W control, SRAM) Address (low-order) Address (high-order) ...
Page 121
APPLICATION 2.5 Processor mode (2) Application example of memory expansion in the case where the function is used ____ Outline : function is used when the external memory access is slow. ONW If “L” level signal is input to the ...
Page 122
Application example of memory expansion in the case where the (A-version) is used Outline : High-speed version is used when the extarnal memory access is fast MHz, an available RAM is given by the ...
Page 123
APPLICATION 2.5 Processor mode Figure 2.5.9, Figure 2.5.10 and Figure 2.5.11 shows a standard timing at 9 MHz (No-Wait – (Port P0 – (Port P1) S (A15) OE (RD of 3806) DQ ...
Page 124
A – (Port P0) A – (Port P1) S (A15) W (WR of 3806) DQ – (Port P2) OE “H” level (RD of 3806) Fig. 2.5.11 Write-cycle (W control, SRAM) [High-speed version] Address (low-order) ...
Page 125
APPLICATION 2.6 Reset 2.6 Reset 2.6.1 Connection example of reset IC Power source M62022L Fig. 2.6.1 Example of Poweron reset circuit Figure 2.6.2 shows the system example which switch to the RAM backup mode by detecting a drop of the ...
Page 126
APPENDIX 3.1 Electrical characteristics 3.2 Standard characteristics 3.3 Notes on use 3.4 Countermeasures against noise 3.5 List of registers 3.6 Mask ROM ordering method 3.7 Mark specification form 3.8 Package outline 3.9 ...
Page 127
APPENDIX 3.1 Electrical characteristics 3.1 ELECTRICAL CHARACTERISTICS 3.1.1 Absolute maximum ratings Table 3.1.1 Absolute maximum ratings Symbol Parameter V Power source voltage CC Input voltage P0 – – – REF ______ V ...
Page 128
Recommended operating conditions Table 3.1.2 Recommended operating conditions (V Symbol Power source voltage (f Power source voltage (f(X V Power source voltage SS Analog reference voltage (when A-D converter is used) V REF Analog reference voltage (when ...
Page 129
APPENDIX 3.1 Electrical characteristics 3.1.3 Electrical characteristics Table 3.1.3 Electrical characteristics (V Symbol Parameter “H” output voltage P0 – – –P6 0 “L” output voltage P0 – – ...
Page 130
D-A converter characteristics Table 3.1.5 D-A converter characteristics (V Symbol Parameter — Resolution — Absolute accuracy t Setting time su R Output resistor O I Reference power source input current (Note) VREF Note: Using one D-A converter, with the ...
Page 131
APPENDIX 3.1 Electrical characteristics 3.1.6 Timing requirements and Switching characteristics Table 3.1.6 Timing requirements (1) (V Symbol _____ t Reset input “L” pulse width w(RESET) t External clock input cycle time c External clock input “H” pulse ...
Page 132
Table 3.1.8 Switching characteristics (1) (V Symbol Parameter t Serial I/O1 clock output “H” pulse width wH(S ) CLK1 t Serial I/O1 clock output “L” pulse width wL(S ) CLK1 t Serial I/O1 output delay time (Note 1) d(S –T ...
Page 133
APPENDIX 3.1 Electrical characteristics Table 3.1.10 Timing requirements in memory expansion mode and microprocessor mode (1) Symbol _____ ____ t Before ONW input set up time su(ONW– ) _____ ____ t After ONW input hold time h( –ONW) t Before ...
Page 134
Table 3.1.12 Timing requirements in memory expansion mode and microprocessor mode (2) Symbol _____ ____ t Before ONW input set up time su(ONW– ) _____ ____ t After ONW input hold time h( –ONW) t Before data bus set up ...
Page 135
APPENDIX 3.1 Electrical characteristics 3.1.7 Absolute maximum ratings (Extended operating temperature version) Table 3.1.14 Absolute maximum ratings (Extended operating temperature version) Symbol Parameter V Power source voltage CC Input voltage P0 – – –P6 ...
Page 136
Electrical characteristics (Extended operating temperature version) Table 3.1.16 Electrical characteristics (Extended operating temperature version) Symbol Parameter “H” output voltage P0 – – –P6 0 “L” output voltage P0 – –P3 ...
Page 137
APPENDIX 3.1 Electrical characteristics 3.1.11 D-A converter characteristics (Extended operating temperature version) Table 3.1.18 D-A converter characteristics (Extended operating temperature version) Symbol Parameter — Resolution — Absolute accuracy t Setting time su R Output resistor O I Reference power source ...
Page 138
Timing requirements and Switching characteristics (Extended operating temperature version) Table 3.1.19 Timing requirements (Extended operating temperature version) Symbol _____ t Reset input “L” pulse width w(RESET) t External clock input cycle time c External clock input ...
Page 139
APPENDIX 3.1 Electrical characteristics Table 3.1.21 Timing requirements in memory expansion mode and microprocessor mode (Extended operating temperature version) (V Symbol _____ ____ t Before ONW input set up time su(ONW– ) _____ ____ t After ONW input hold time ...
Page 140
Absolute maximum ratings (High-speed version) Table 3.1.23 Absolute maximum ratings (High-speed version) Symbol Parameter V Power source voltage CC Input voltage P0 – – – ...
Page 141
APPENDIX 3.1 Electrical characteristics 3.1.15 Electrical characteristics (High-speed version) Table 3.1.25 Electrical characteristics (High-speed version) (V Symbol Parameter “H” output voltage P0 – – –P6 0 “L” output voltage P0 – –P3 ...
Page 142
D-A converter characteristics (High-speed version) Table 3.1.27 D-A converter characteristics (High-speed version) Symbol Parameter — Resolution — Absolute accuracy t Setting time su R Output resistor O I Reference power source input current (Note) VREF Note: Using one D-A ...
Page 143
APPENDIX 3.1 Electrical characteristics 3.1.18 Timing requirements and Switching characteristics (High-speed version) Table 3.1.28 Timing requirements (1) (High-speed version) (V Symbol _____ t Reset input “L” pulse width w(RESET) t External clock input cycle time c External ...
Page 144
Table 3.1.30 Switching characteristics (1) (High-speed version) Symbol Parameter t Serial I/O1 clock output “H” pulse width wH(S ) CLK1 t Serial I/O1 clock output “L” pulse width wL(S ) CLK1 t Serial I/O1 output delay time (Note 1) d(S ...
Page 145
APPENDIX 3.1 Electrical characteristics Table 3.1.32 Timing requirements in memory expansion mode and microprocessor mode (1) (High-speed version) Symbol _____ ____ t Before ONW input set up time su(ONW– ) _____ ____ t After ONW input hold time h( –ONW) ...
Page 146
Table 3.1.34 Timing requirements in memory expansion mode and microprocessor mode (2) (High-speed version) Symbol _____ ____ t Before ONW input set up time su(ONW– ) _____ ____ t After ONW input hold time h( –ONW) t Before data bus ...
Page 147
APPENDIX 3.1 Electrical characteristics 3.1.19 Timing diagram Timing Diagram CNTR , CNTR 0 1 INT INT 0– 4 RESET CLK1 S CLK2 IN2 OUT2 Fig. 3.1.3 Timing diagram (in ...
Page 148
Timing Diagram in Memory Expansion Mode and Microprocessor Mode (1) AD – – SYNC RD,WR ONW DB – (At CPU reading) DB – (At CPU writing) Timing Diagram in Microprocessor Mode ...
Page 149
APPENDIX 3.1 Electrical characteristics Timing Diagram in Memory Expansion Mode and Microprocessor Mode (2) RD,WR AD – – ONW (At CPU reading – (At CPU writing – ...
Page 150
Standard characteristics 3.2.1 Power source current characteristic examples Figures 3.2.1 and Figure 3.2.2 show power source current characteristic examples. [Measuring condition : 25 C, A-D conversion stopped] Power source current (mA) Fig. 3.2.1 Power source current characteristic example [Measuring ...
Page 151
APPENDIX 3.2 Standard characteristics 3.2.2 Port standard characteristic examples Figures 3.2.3, Figure 3.2.4, Figure 3.2.5 and Figure 3.2.6 show port standard characteristic examples. [Port (Pins with same characteristic : P0, P1, P2, P3, P4, P5, P6, P8) ...
Page 152
(Pins with same characteristic : P0, P1, P2, P3, P4, P5, P6, P7, P8 (mA Fig. 3.2.5 Standard characteristic example of CMOS output port ...
Page 153
APPENDIX 3.2 Standard characteristics 3.2.3 A-D conversion standard characteristics Figure 3.2.7 shows the A-D conversion standard characteristics. The lower-side line on the graph indicates the absolute precision error. It represents the deviation from the ideal value. For example, the conversion ...
Page 154
D-A conversion standard characteristics Figure 3.2.8 shows the D-A conversion standard characteristics. The lower-side line on the graph indicates the absolute precision error. In this case, it represents the difference between the ideal analog output value for an input ...
Page 155
APPENDIX 3.3 Notes on use 3.3 Notes on use 3.3.1 Notes on interrupts (1) Sequence for switching an external interrupt detection edge When the external interrupt detection edge must be switched, make sure the following sequence. Reason The interrupt circuit ...
Page 156
Stop of data transmission and reception in a clock synchronous serial I/O mode As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit ...
Page 157
APPENDIX 3.3 Notes on use (2) AV pin SS Connect a power source for the A-D converter, AV (3) A clock frequency during an A-D conversion The comparator consists of a capacity coupling, and a charge of the capacity will ...
Page 158
Make sure the following : Even when a port which is set as an output port is changed for an input port, its port latch holds the output data. Even when a bit of a port latch which is set ...
Page 159
... To write or read data into/from the internal PROM, use the dedicated programming adapter and general-purpose PROM programmer as shown in Table 3.3.1. Table 3.3.1 Programming adapter Microcomputer M38063E6FS M38063E6FP (one-time blank) M38063E6GP (one-time blank) M38067ECAFS M38067ECFP (one-time blank) M38067ECDFP (one-time blank) M38067ECAFP (one-time blank) M38067ECGP (one-time blank) M38067ECAGP (one-time blank) ...
Page 160
... Table 3.3.3 Setting of PROM programmer address Microcomputer M38063E6FS M38063E6FP M38063E6GP M38067ECFP M38067ECGP M38067ECDFP M38067ECAFS M38067ECAFP M38067ECAGP Note1 : Addresses A080 to FFFD 16 ROM programmer Addresses 4080 to FFFD 16 ROM programmer. (3) Erasing Contents of the windowed EPROM are erased through an ultraviolet light source of the wavelength 2537- Angstrom . At least 15 W-sec/cm are required to erase EPROM contents. ...
Page 161
APPENDIX 3.4 Countermeasures against noise 3.4 Countermeasures against noise Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however necessary not only to take measures as follows but to evaluate before actual ...
Page 162
Noise OUT V SS N.G. Fig. 3.4.2 Wiring for clock I/O pins (3) Wiring for the V pin of the One Time PROM PP version and the EPROM version (In this microcomputer the V as the CNV ...
Page 163
APPENDIX 3.4 Countermeasures against noise 3.4.3 Wiring to analog input pins Connect an approximately 100 analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible. Connect ...
Page 164
Setup for I/O ports Setup I/O ports using hardware and software as follows: <Hardware> Connect a resistor of 100 or more to an I/O port inseries. <Software> As for an input port, read data several times by a program ...
Page 165
APPENDIX 3.4 Countermeasures against noise <The interrupt processing routine> Decrements the SWDT contents each interrupt processing. Determins that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed ...
Page 166
List of registers Port Fig. 3.5.1 Structure of Port Port Pi direction register ...
Page 167
APPENDIX 3.5 List of registers Transmit/Receive buffer register Fig. 3.5.3 Structure of Transmit/Receive buffer register Serial I/O1 status register ...
Page 168
Serial I/O1 control register Serial I/O1 control register (SIO1CON) [Address : 1A Fig. 3.5.5 Structure of Serial I/O1 control register UART control register UART ...
Page 169
APPENDIX 3.5 List of registers Baud rate generator Baud rate generator (BRG) [Address : Fig. 3.5.7 Structure of Baud rate generator Serial ...
Page 170
Serial I/O2 register Fig. 3.5.9 Structure of Serial I/O2 register Prescaler 12, Prescaler X, Prescaler Fig. 3.5.10 Structure of Prescaler 12, Prescaler X, ...
Page 171
APPENDIX 3.5 List of registers Timer Fig. 3.5.11 Structure of Timer 1 Timer 2, Timer X, Timer Fig. 3.5.12 Structure of Timer ...
Page 172
Timer XY mode register Fig. 3.5.13 Structure of Timer XY mode register Table. 3.5.1 Function of CNTR Operating mode of Timer X/Timer Y Timer mode Pulse output mode Event counter mode Pulse ...
Page 173
APPENDIX 3.5 List of registers AD/DA control register Fig. 3.5.14 Structure of AD/DA control register A-D conversion register ...
Page 174
D-A1 conversion register, D-A2 conversion register Fig. 3.5.16 Structure of D-A 1 conversion, D-A 2 conversion register Interrupt edge selection register Interrupt edge selection ...
Page 175
APPENDIX 3.5 List of registers CPU mode register CPU mode register (CPUM) [Address : Fig. 3.5.18 Structure of CPU mode register 3-50 ...
Page 176
Interrupt request register Interrupt request reigster 1 (IREQ1) [Address : Fig. 3.5.19 Structure of Interrupt request register 1 Interrupt request register ...
Page 177
APPENDIX 3.5 List of registers Interrupt control register Fig. 3.5.21 Structure of Interrupt control register 1 Interrupt control register ...
Page 178
Mask ROM ordering method GZZ-SH03-63B<07B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3-XXXFP/GP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the name of the product being ordered and the type of EPROMs submitted. Three ...
Page 179
APPENDIX 3.6 Mask ROM ordering method GZZ-SH03-63B<07B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3-XXXFP/GP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. EPROM type The pseudo-command ...
Page 180
GZZ-SH04-80B<16A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3DXXXFP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the type of EPROMs submitted. Three EPROMs are required for each pattern least two of the three ...
Page 181
APPENDIX 3.6 Mask ROM ordering method GZZ-SH04-80B<16A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3DXXXFP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. EPROM type The pseudo-command ...
Page 182
GZZ-SH04-26B<13B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M4-XXXFP/GP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the name of the product being ordered and the type of EPROMs submitted. Three EPROMs are required for each ...
Page 183
APPENDIX 3.6 Mask ROM ordering method GZZ-SH04-26B<13B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M4-XXXFP/GP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. EPROM type The pseudo-command ...
Page 184
GZZ-SH04-81B<16A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M4DXXXFP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the type of EPROMs submitted. Three EPROMs are required for each pattern least two of the three ...
Page 185
APPENDIX 3.6 Mask ROM ordering method GZZ-SH04-81B<16A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M4DXXXFP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. EPROM type The pseudo-command ...
Page 186
GZZ-SH03-26B<9ZC0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the name of the product being ordered and the type of EPROMs submitted. Three EPROMs are required for each ...
Page 187
APPENDIX 3.6 Mask ROM ordering method GZZ-SH03-26B<9ZC0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. EPROM type The pseudo-command ...
Page 188
GZZ-SH07-64B<36B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6AXXXFP/GP/HP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the name of the product being ordered and the type of EPROMs submitted. Three EPROMs are required for each ...
Page 189
APPENDIX 3.6 Mask ROM ordering method GZZ-SH07-64B<36B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6AXXXFP/GP/HP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. EPROM type The pseudo-command ...
Page 190
GZZ-SH04-72B<15A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6DXXXFP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the type of EPROMs submitted. Three EPROMs are required for each pattern least two of the three ...
Page 191
APPENDIX 3.6 Mask ROM ordering method GZZ-SH04-72B<15A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6DXXXFP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. EPROM type The pseudo-command ...
Page 192
GZZ-SH04-87B<17B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8-XXXFP/GP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the name of the product being ordered and the type of EPROMs submitted. Three EPROMs are required for each ...
Page 193
APPENDIX 3.6 Mask ROM ordering method GZZ-SH04-87B<17B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8-XXXFP/GP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. We recommend the use ...
Page 194
GZZ-SH07-63B<36B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8AXXXFP/GP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the name of the product being ordered and the type of EPROMs submitted. Three EPROMs are required for each ...
Page 195
APPENDIX 3.6 Mask ROM ordering method GZZ-SH07-63B<36B0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8AXXXFP/GP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. We recommend the use ...
Page 196
GZZ-SH04-89B<17A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8DXXXFP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the type of EPROMs submitted. Three EPROMs are required for each pattern least two of the three ...
Page 197
APPENDIX 3.6 Mask ROM ordering method GZZ-SH04-89B<17A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8DXXXFP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembier source program. We recommend the use ...
Page 198
GZZ-SH07-53B<35A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067MC-XXXFP/GP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the name of the product being ordered and the type of EPROMs submitted. Three EPROMs are required for each ...
Page 199
APPENDIX 3.6 Mask ROM ordering method GZZ-SH07-53B<35A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067MC-XXXFP/GP MITSUBISHI ELECTRIC We recommend the use of the following pseudo-command to set the start address of the assembler source program. We recommend the use ...
Page 200
GZZ-SH07-66B<36A0> 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067MCAXXXFP/GP MITSUBISHI ELECTRIC Company name Customer Date Date: issued 1. Confirmation Specify the name of the product being ordered and the type of EPROMs submitted. Three EPROMs are required for each ...