SA-1100 Intel Corporation, SA-1100 Datasheet

no-image

SA-1100

Manufacturer Part Number
SA-1100
Description
SA-1100StrongARM Microprocessor Evalutation Platform
Manufacturer
Intel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SA-1100
Manufacturer:
INTEL
Quantity:
15
Part Number:
SA-1100
Manufacturer:
INTEL
Quantity:
20 000
查询SA-1100供应商
Intel
Microprocessor for Portable
Applications
Product Features
High performance
Low power (normal mode)
Integrated clock generation
Power-management features
Big and little endian operating modes
3.3-V I/O interface
—150 Dhrystone 2.1 MIPS @ 133 MHz
—220 Dhrystone 2.1 MIPS @ 190 MHz
—<230 mW @1.5 V/133 MHz
—<330 mW @1.5 V/190 MHz
—Internal phase-locked loop (PLL)
—3.686-MHz oscillator
—32.768-kHz oscillator
—Normal (full-on) mode
—Idle (power-down) mode
—Sleep (power-down) mode
®
StrongARM
The Intel® StrongARM
targeted to provide portable applications with high-end computing
performance without requiring users to sacrifice available battery time.
The SA-1100 incorporates a 32-bit StrongARM
at 133/190 MHz with instruction and data cache, memory-management
unit (MMU), and read/write buffers. In addition, the SA-1100 provides
system support logic, multiple serial communication channels, a color/gray
scale LCD controller, PCMCIA support for up to two sockets, and general-
purpose I/O ports.
system design
Power dissipation, particularly in idle mode, is strongly dependent on the details of the
®
®
SA-1100 Microprocessor (SA-1100) is a device
SA-1100
208-pin thin quad flat pack (LQFP)
256 mini-ball grid array (mBGA)
32-way set-associative caches
32-entry MMUs
Write buffer
Read buffer
Memory bus
—16 Kbyte instruction cache
—8 Kbyte write-back data cache
—Maps 4 Kbyte, 8 Kbyte, or 1 Mbyte
—8-entry, between 1 and 16 bytes each
—4-entry, 1, 4, or 8 words
—Interfaces to ROM, Flash, SRAM, and
—Supports two PCMCIA sockets
DRAM
®
RISC processor running
Brief Datasheet
Order Number:
September 1999
278087-006

Related parts for SA-1100

SA-1100 Summary of contents

Page 1

... The SA-1100 incorporates a 32-bit StrongARM at 133/190 MHz with instruction and data cache, memory-management unit (MMU), and read/write buffers. In addition, the SA-1100 provides system support logic, multiple serial communication channels, a color/gray scale LCD controller, PCMCIA support for up to two sockets, and general- purpose I/O ports ...

Page 2

... Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800- 548-4725 or by visiting Intel’s website at http://www.intel.com. Copyright © Intel Corporation, 1999 *Other brands and names are the property of their respective owners. ARM and StrongARM are registered trademarks of ARM, Ltd. 2 SA-1100 Brief Datasheet ...

Page 3

... The SA-1100 also provides a write buffer and a read buffer. The read buffer allows critical data to be prefetched under software control, preventing pipeline stalls from occurring during external memory reads ...

Page 4

... Burst reads occur words (beats) as determined by the data destination within the SA-1100 (cache line fill, read buffer, or DMA). Burst writes occur words, depending on the final destination of the data outside the SA-1100 (write buffer, DMA). When a castout is occurring from cache, the SA-1100 will perform an 8-word write for a full 32 bytes ...

Page 5

... SDLC and UART are required in a given system, two GPIO pins can be configured to perform the UART RX/TX functionality, leaving the TX_2/RX_2 pins free for SDLC. Serial port 2 on the SA-1100 provides logic to support infrared data (IrDA) at either 115 Kbps or 4 Mbps. The low-speed IrDA utilizes the HP-SIR the 4 PPM standard ...

Page 6

... The I/O ring runs at 3 allow simple system interconnections. Another key element in the SA-1100 power strategy is the use of independent conditional clocking trees, which ensure that only currently required units are clocked and other units remain static. The SA-1100 may be run at a variety of frequencies, ranging from 39 MHz up to 190 MHz. ...

Page 7

... Figure 1. Block Diagram of the SA-1100 3.686 PLL OSC MHz 32.768 OSC KHz RTC OS Timer General- Purpose I/O Interrupt Controller Power Management Reset Controller Channel 0 * ARM and StrongARM are registered trademarks of ARM Limited. SA-1100 Brief Datasheet Instruction PC Icache IMMU (16 Kbytes) Dcache Addr DMMU ...

Page 8

... Package nomenclature as been modified due to industry standardization of packages. LQFP is 1.4 mm thick, thin quad flat pack. Please note that no modification has been made to the package itself. For information on order numbers, see the SA-1100 Linecard in the StrongARM products section of Intel’s web site for developers. ...

Page 9

...

Page 10

Support, Products, and Documentation If you need general information or support, call 1-800-628-8686 or visit Intel’s website at: http://www.intel.com Copies of documents that have an ordering number and are referenced in this document, a product catalog, or other Intel literature ...

Related keywords