S-93A86AD0A-J8T2GB Seiko, S-93A86AD0A-J8T2GB Datasheet
S-93A86AD0A-J8T2GB
Available stocks
Related parts for S-93A86AD0A-J8T2GB
S-93A86AD0A-J8T2GB Summary of contents
Page 1
... Lead-free products Packages Package name 8-Pin SOP (JEDEC) Caution Before using the product in medical equipment or automobile equipment including car audios, keyless entries and engine control units, contact to SII is indispensable. The S-93A86A is a high-temperature operation, high speed, low current consumption, 16 K-bit serial ...
Page 2
... S-93A86A Pin Assignment 8-Pin SOP (JEDEC) Top view Figure 1 S-93A86AD0A-J8T2GB (Dynamic burn-in) S-93A86AD0A-J8T2GD (Wafer burn-in) 2 Pin No. 1 VCC TEST 4 5 GND *1. Connect to GND or VCC. Even if this pin is not connected, performance is not affected so long as the absolute maximum rating is not exceeded. Remark Refer to the “ ...
Page 3
... ERAL (Erase all) 1 EWEN (Write enable) 1 EWDS (Write disable) 1 *1. When the 16-bit data in the specified address has been output, the data in the next address is output. Remark x: Doesn’t matter Memory array Data register Mode decode logic Clock pulse monitoring circuit ...
Page 4
... Input voltage Output voltage Operating ambient temperature Storage temperature Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions. Recommended Operating Conditions Item Power supply voltage ...
Page 5
... Rev.2.1 _00 Endurance Item Symbol Endurance *1. For each address (Word: 16 bits) DC Electrical Characteristics Item Current consumption (READ) Item Current consumption (WRITE) Item Symbol CS = GND Open, Standby current I SB consumption Other inputs to V Input leakage = GND current Output leakage ...
Page 6
... Output delay time *1 Clock frequency Clock pulse width Output disable time Output enable time *1. The clock cycle of the SK clock (frequency several AC characteristics aware that even if the SK clock cycle time is minimized, the clock cycle (1/f ) cannot be made to equal t SK Item Write time 6 ...
Page 7
... Hi (READ) Hi-Z DO (VERIFY) *1. Indicates high impedance. *2. 1/f is the SK clock cycle. This clock cycle is determined by a combination of several AC SK characteristics aware that even if the SK clock cycle time is minimized, the clock cycle (1/f cannot be made to equal SKH SKL ...
Page 8
... CDS invalid and no instructions are allowed. Start Bit A start bit is recognized when the DI pin goes high at the rise of SK after CS goes high. After CS goes high, a start bit is not recognized even if the SK pulse is input as long as the DI pin is low. 1. Dummy Clock SK clocks input while the DI pin is low before a start bit is input are called dummy clocks. Dummy clocks are effective when aligning the number of instruction sets (clocks) sent by the CPU with those required for serial memory operation ...
Page 9
... After CS has gone high, input an instruction in the order of the start bit, read instruction, and address. Since the last input address (A impedance (Hi-Z) to low, which is held until the next rise of SK. 16-bit data starts to be output in synchronization with the next rise of SK. 3.1 Sequential Read ...
Page 10
... Caution 1. Input a low level to the DI pin during a verify operation high level is input to the DI pin at the rise of SK when the output status of the DO pin is high, the S-93A86A latches the instruction assuming that a start bit has been input ...
Page 11
... DO 4.3 Erasing Data (ERASE) To erase 16-bit data at a specified address, set all 16 bits of the data to 1, change CS to high, and then input the ERASE instruction and address following the start bit. There is no need to input data. The data erase operation starts when CS goes low. When the clocks more than the specified number have been input, the clock pulse monitoring circuit cancels the ERASE instruction. For details of the clock pulse monitoring circuit, refer to “ ...
Page 12
... DO 4.5 Erasing Chip (ERAL) To erase the data of the entire memory address space, set all the data to 1, change CS to high, and then input the ERAL instruction and an address following the start bit. Any address can be input. There is no need to input data. The chips erase operation starts when CS goes low. When the clocks more than the specified number have been input, the clock pulse monitoring circuit cancels the ERAL instruction. For details of the clock pulse monitoring circuit, refer to “ ...
Page 13
... ERAL) are cancelled, and the write disable state (EWDS) is automatically set. The detection voltage is 1.20 V typ., the release voltage is 1.35 V typ., and there is a hysteresis of about 0.15 V (Refer to Figure 10 ). Therefore, when a write operation is performed after the power supply voltage has dropped and then risen again up to the level at which writing is possible, a write enable instruction (EWEN) must be sent before a write instruction (WRITE, ERASE, WRAL, or ERAL) is executed ...
Page 14
... ERASE, WRAL, and ERAL) recognized erroneously due to an erroneous clock count caused by the application of noise pulses or double counting of clocks. Instructions are cancelled if a clock pulse whose count other than the one specified for each write instruction (WRITE, ERASE, WRAL, or ERAL) is detected. ...
Page 15
... To prevent such a malfunction, connect the DI and DO pins of the S-93A86A via a resistor (10 k Ω to 100 k Ω that the data output from the CPU takes precedence in being input to the DI pin (Refer to “ Figure 12 Connection of 3-Wire Interface ”). ...
Page 16
... CMOS SERIAL E PROM S-93A86A 2.1 Input Pin Figure 13 CS Pin Figure 14 SK Pin Figure 15 DI Pin Seiko Instruments Inc. Rev.2.1 _00 ...
Page 17
... Input Pin Noise Elimination Time The S-93A86A includes a built-in low-pass filter to eliminate noise at the SK, DI, and CS pins. This means that if the supply voltage is 5.0 V (at room temperature), noise with a pulse width less can be eliminated. Note, therefore, that noise with a pulse width of more than 20 ns will be recognized as a pulse if the ...
Page 18
... V Ta=25°C f =100 kHz, 10 kHz SK DATA=0101 0.4 I CC1 (mA) 0.2 100 kHz 10 kHz ( 1.2 Current consumption (READ) I CC1 vs. ambient temperature Ta 0.4 I CC1 (mA) 0.2 0 1.4 Current consumption (READ) I CC1 vs. power supply voltage V 0.4 I CC1 (mA) 0.2 0 1.6 Current consumption (READ) I CC1 vs. Clock frequency ...
Page 19
... CC2 (mA) 0.5 0 –40 0 125 Ta (°C) 1.9 Current consumption (WRITE) I vs. ambient temperature 1.0 I CC2 (mA) 0.5 0 –40 0 125 Ta (°C) 1.11 Current consumption in standby mode I vs. ambient temperature CS=GND 1 (µA) 0.5 0 –40 0 125 Ta (°C) 1.8 Current consumption (WRITE) I CC2 vs. ambient temperature Ta V 1.0 I CC2 (mA) 0 ...
Page 20
... Ta (°C) 20 1.14 Input leakage current (µA) 1.16 Output leakage current (µA) 1.18 High-level output voltage (V) Seiko Instruments Inc. LI vs. ambient temperature CS, SK, DI, TEST=5.5 V 1.0 0.5 0 125 – (°C) LO vs. ambient temperature DO=5.5 V 1.0 0.5 0 –40 0 125 Ta (° ...
Page 21
... Rev.2.1 _00 1.19 High-level output voltage V vs. ambient temperature =–10 µ 2 2.6 (V) 2.4 0 –40 0 125 Ta (°C) 1.21 Low-level output voltage V vs. ambient temperature =100 µ 0. 0.02 (V) 0.01 0 –40 0 125 Ta (°C) 1.23 High-level output current I vs. ambient temperature Ta V =2.7 V ...
Page 22
... Low-level output current I vs. ambient temperature (mA –40 0 125 Ta (°C) 1.27 High-level input voltage V vs. power supply voltage V Ta=25 ° (V) CC 1.29 High-level input voltage V vs. power supply voltage V Ta=25 ° ...
Page 23
... Ta (°C) 1.32 Low-level input voltage V IL vs. ambient temperature (V) 1.34 Low-level input voltage V IL vs. ambient temperature (V) 1.36 Low supply voltage release voltage + V DET vs. ambient temperature Ta 2.0 +V DET (V) 1.0 Seiko Instruments Inc. CMOS SERIAL =5 CS –40 0 125 Ta (° ...
Page 24
... CMOS SERIAL E PROM S-93A86A 2. AC Characteristics 2.1 Maximum operating frequency f vs. power supply voltage V Ta=25° max. (Hz) 100 (V) CC 2.3 Write time t PR vs. ambient temperature (ms) 2.0 0 –40 0 125 Ta (°C) 2.5 Write time t PR vs. ambient temperature ...
Page 25
... PD (ns) − J8T2 G x Burn-in specification B: Dynamic burn-in D: Wafer burn-in Package code and IC packing specifications J8T2: 8-Pin SOP (JEDEC), Tape Operation temperature −40 ∼ +125°C A: Fixed Pin assignment Product name S-93A86A: 16 K-bit Seiko Instruments Inc. CMOS SERIAL E PD vs. ambient temperature ...
Page 26
...
Page 27
...
Page 28
...
Page 29
... Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited. The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc ...