S-93C46ADFJ Seiko, S-93C46ADFJ Datasheet
S-93C46ADFJ
Available stocks
Related parts for S-93C46ADFJ
S-93C46ADFJ Summary of contents
Page 1
... Contents Features .............................................................. 1 Pin Assignment ................................................... 1 Pin Functions ...................................................... 1 Block Diagram ..................................................... 2 Instruction Set ..................................................... 2 Absolute Maximum Ratings................................. 2 Recommended Operating Conditions ................. 3 Pin Capacitance .................................................. 3 Endurance........................................................... 3 DC Electrical Characteristics ............................... 4 AC Electrical Characteristics ............................... 5 Operation ............................................................ 6 Receiving a Start-Bit............................................ 13 Three-wire Interface (DI-DO direct connection) ... 13 Dimensions (Unit : mm) ....................................... 14 Ordering Information ........................................... 17 Characteristics..................................................... 18 Frequently Asked Questions................................ 23 ...
Page 2
... SOP2 Top view Top view TEST GND S-93C46ADFJ S-93C46AFJ S-93C56ADFJ S-93C56AFJ S-93C66ADFJ S-93C66AFJ Figure 1 Table 1 Pin Number SOP2 TSSOP MSOP Chip select input Serial clock input ...
Page 3
... Doesn’t matter Addresses are continuously incremented Valid only at Vcc = 2 5 Absolute Maximum Ratings Power supply voltage Input voltage Output voltage Storage temperature under bias Storage temperature 2 Address Memory array decoder Data register Mode decode logic Clock generator Figure 2 Table 2 ...
Page 4
... V =2 =1 opr Table 5 Symbol Conditions Min OUT OUT Table 6 Symbol Min. Typ Seiko Instruments Inc. CMOS SERIAL E S-93C46A/56A/66A Min. Typ. Max. Unit 1.8 5.5 V 2.5 5.5 V 2.0 Vcc V Vcc V Vcc V 0.0 0.8 V 0.0 0.2 Vcc V 0.0 0.15 Vcc V -40 +85 ° ...
Page 5
... =100 A voltage OL I =-400 A OH High level output =-100 A voltage Write enable latch Only when write disable V DH data hold voltage mode 4 7 Table Conditions Min. Typ. Max. Min. 0.8 2.0 8 Table V =4 ...
Page 6
... Input pulse voltage Output reference voltage Output load Parameter CS setup time CS hold time CS deselect time Data setup time Data hold time Output delay Clock frequency Clock pulse width Output disable time Output enable time Programming time t CSS Valid data ...
Page 7
... SK after CS goes high. A start-bit can only be recognized when the high latched to the rising edge of SK when CS goes from low to high impossible for recognized as long low, even if there are SK pulses after CS goes high. Any SK pulses input while DI is low are called "dummy clocks." Dummy clocks can be used to adjust the number of clock cycles needed by the serial IC to match those sent out by the CPU ...
Page 8
... VERIFY the completion of the write operation in order to minimize the write cycle by setting CS to high and checking the DO pin, which is low during the write operation and high after its completion. This VERIFY procedure can be executed over and over again. ...
Page 9
... After changing CS to high, input a start-bit, op-code (WRITE), address, and 16-bit data. If there is a data overflow of more than 16 bits, only the last 16 bits of the data is considered valid. Changing CS to low will start the WRITE operation not necessary to make the data "1" before initiating the WRITE operation. ...
Page 10
... ERASE This command erases 16-bit data in a specified address. After changing CS to high, input a start-bit, op-code (ERASE), and address not necessary to input data. Changing CS to low will start the ERASE operation, which changes every bit of the 16-bit data to "1." ...
Page 11
... After changing CS to high, input a start-bit, op-code (WRAL), address (optional), and 16-bit data. If there is a data overflow of more than 16 bits, only the last 16 bits of the data is considered valid. Changing CS to low will start the WRAL operation not necessary to make the data "1" before initiating the WRAL operation. ...
Page 12
... ERAL This instruction erases the data in every address. After changing CS to high, input a start-bit, op-code (ERAL), and address (optional not necessary to input data. Changing CS to low will start the ERAL operation, which changes every bit of data to "1." ...
Page 13
... ERAL instructions. The EWDS instruction puts the S-93C46A/56A/66A into write disable mode, which refuses WRITE, ERASE, WRAL, and ERAL instructions. The S-93C46A/56A/66A powers on in write disable mode, which protects data against unexpected, erroneous write operations caused by noise and/or CPU malfunctions. It should be kept in write disable mode except when performing write operations. CS ...
Page 14
... DI and DO. However, since there is a possibility that the DO output from the serial memory IC will interfere with the data output from the CPU with a 3-wire interface, install a resistor between DI and DO in order to give preference to data output from the CPU to DI(See Figure 22). ...
Page 15
... Assembly code Year of assembly (Last digit of the year Month of assembly ( Lot No. (Last four digits of the Lot No.) Figure 24 Seiko Instruments Inc. 7. +0.1 -0.05 S93C46 “ ” S93C56 “ ” S93C66 “ ” Y,and Z ) “ ...
Page 16
... SOP 4.90 (4.95 max.) <SOP1> 8 S-93C46AFJ S-93C56AFJ S-93C66AFJ <SOP2> S-93C46ADFJ S-93C56ADFJ S-93C66ADFJ 1 1.27 Markings (SOP1 Markings (SOP2 3.90 6.00 0.20 4 1.50 0.05 1.75max. 0.10 min. 0.40 0.05 Figure Product name “S93C46” “S93C56” “S93C66” ...
Page 17
... S-93C46A/56A/66A 3. 8-pin TSSOP S-93C46AFT S-93C56AFT S-93C66AFT Markings +0.30 3.0 -0. 4.4 0.2 6.4 0 1.10max. 0 0.1 0.65 0.20 0.10 Figure 28 1 :Assembly code 4 2 :Year of assembly (Last digit of the year :Lot No. (abbreviation :Product name “S93C46” 10 “S93C56” “S93C66” Figure 29 Seiko Instruments Inc. 0.5 +0.08 0.17 -0.05 ...
Page 18
... S-93CXXA XXX Package Product name 2.95 0.2 5 2.8 0.2 4.0 0.3 4 1.3 max. 1.10 0.1 +0.05 0.1 -0.10 0.65 0.1 Figure Product name (abbreviation Year of assembly (Last digit of the year Lot No. (abbreviation) Figure DIP FJ : SOP1 DFJ : SOP2 FT : TSSOP MFN : MSOP S-93C46A: 1K bits S-93C56A: 2K bits S-93C66A: 4K bits Seiko Instruments Inc. 2 CMOS SERIAL E ...
Page 19
... Current consumption (READ) I CC1 Power supply voltage V CC Ta=25 °C f =100 KHz, 10 KHz SK DATA=0101 0.4 I CC1 (mA) 100KHz 0.2 10KHz (V) CC 1.7 Current consumption (WRITE) I CC2 Ambient temperature 1.0 I CC2 (mA) 0 (°C) 18 1.2 Current consumption (READ) I — Ambient temperature Ta 0.4 I CC1 (mA) 0 ...
Page 20
... Current consumption (WRITE) I CC2 Ambient temperature 1.0 I CC2 (mA) 0 (°C) 1.11 Standby current consumption I — SB Ambient temperature -10 10 - (°C) 1.13 Input leakage current I — LI Ambient temperature CS, SK, DI, TEST=5 ...
Page 21
... CMOS SERIAL E PROM S-93C46A/56A/66A 1.17 High level output voltage V — OH Ambient temperature =-100 A OH 2.7 V 2.6 OH (V) 2.5 - (°C) 1.19 High level output voltage V — OH Ambient temperature 1.9 V 1.8 OH (V) 1.7 - (°C) 1.21 Low level output voltage V — OL Ambient temperature ...
Page 22
... Ta (°C) 1.26 Low level output current I Ambient temperature (mA - (°C) 1.28 Input voltage Power supply voltage V Ta=25°C CS, SK, DI 3.0 V INV (V) 1 Seiko Instruments Inc. 2 CMOS SERIAL E PROM S-93C46A/56A/66A — — ...
Page 23
... Ta (°C) 2.7 Data output delay time t — PD Ambient temperature 0.4 0.2 - (°C) 22 2.2 Program time t — Power supply voltage V Ta=25° (ms 2.4 Program time t Ambient temperature (ms -40 2.6 Data output delay time t Ambient temperature Ta 0 ...
Page 24
... Answer: Dummy clock Competing manufacturers have released products that require “0” input (dummy clocks) before the start bit (see FAQ). In SII’s products, a command is normally executed regardless of the presence of an input dummy clock. These products are compatible. <Remarks> FAQ No.: 12016 ...
Page 25
... What about the basic term (start bit)? Answer: Start bit serial 3-wire bus EEPROM (a 2-wire bus type is used for the start condition) When a command is issued the 3-wire bus EEPROM must obtain “1” from a DI input in order to recognize this command (this is a rule). Command READ(Data read) ...
Page 26
... Question: What about the equivalent circuit for I/O terminals? Answer: Equivalent circuit for I/O terminals Users may require a circuit for I/O terminals, as they may desire to establish a circuit configuration and anti-static measures for the application based on circuit information. Equivalent circuit diagram for the S-93C-series I/O terminals CS ...
Page 27
... TEST Data output signal Internal OE signal <Remarks> FAQ No.: 12013 26 DO ...
Page 28
... Related documents: Question: What about the reliability and quality of the EEPROM? Answer: 1. The EEPROM must have a quality that is “special in a sense” and that differs from that of the other ICs. <What is this special quality?> (1) Number of possible rewrites: 105 or 106 A specified minimum number of data rewrites must be assured. ...
Page 29
... Data rewrite refers to the injection or removal of electrons into or from the FG. In this process, electrons pass through a thin oxide film (UTO). The oxide film inherently acts as an insulator, but in this case the film conducts electricity (electrons are transferred). [Data retention] Data retention refers to the prevention of leakage of electrons stored in the FG ...
Page 30
... All EEPROMS, including ours, may malfunction (false-writes may occur) due to an “operation in a low- voltage region upon power-on/off” or “improper recognition of a command due to a noise signal.” This defect is particularly common in the voltage region of the microcomputer transmitting commands to the EEPROM, where the voltage is lower than the lowest operating voltage of the microcomputer ...
Page 31
... Applications of the EEPROM The applications of the EEPROM can be roughly divided into the following types: - Tuning memory, mode setting, ID codes: Arbitrary data can easily be rewritten and data can be retained during power-off. - Replacement of a DIP switch (from a mechanical to an electronic switch): User costs are substantially reduced ...
Page 32
... S-93Cx6A, S-29xx0A, S-24C series [Mobile telephones] Personal ID, telephone-number data, address data, adjustment data S-24C series [Pagers] Personal ID, telephone-number data, address data S-93Cx6A, S-29Z series, S-24C series [PC cards] LAN cards and modem cards, replacement of dip switches, software data S-93C46A, S-29, S-24C series <Remarks> FAQ No.: 12021 31 ...
Page 33
... DO pin” and a “method for monitoring the output condition of the Ready/Busy pin.” This function eliminates the need to wait 10 ms for writing to be completed, thereby minimizing the write time according to the performance of the IC (performance value ...
Page 34
... This function can improve the efficiency of write commands and reduce writing time. Ex.:S-24C04B ( 512 addresses x 8 bits) 16-byte page write function Writing in addresses: A write time of 10 msec. x 512 = 5.1 sec. is required. Page write: 10 msec. x 512 / 16 = 320 msec. However, compatibility with products from other companies must be confirmed. ...
Page 35
... This is an input pin used to enter a test mode when tests are conducted during an SII inspection process. This information is not provided to users. It can be used with a GND or Vcc connection open state (see note). This is important in maintaining compatibility with the pin layouts of other companies ...
Page 36
... Answer: [Malfunction of the EEPROM] (key words: false-store(illegal data) The EEPROM may malfunction (false-store) due to power-on/off or noise from the microcomputer. The defect rate, however the order of ppm. Even though, this could be a serious problem for the users and to the applications. - This problem essentially results from users’ ...
Page 37
... As shown in Fig. 1, activate the power voltage starting from a maximum of 0 that the power voltage reaches the operating value within the time specified as tRISE. If the operating power voltage is, for example, 5.0 V, tRISE = 200 ms, as shown in Fig. 2. Thus, the power voltage must be activated within 200 ms. ...
Page 38
... Initialize time tinit The EEPROM is instantly initialized when the power voltage is activated. Since the EEPROM does not accept commands during initialization, the transmission of commands to the EEPROM must be started after this initialization time period. Fig. 3 shows the time required to initialize the EEPROM. ...
Page 39
... EEPROM and microcomputer. If the voltage of the microcomputer is higher, a current may flow from the output terminal of the microcomputer to the power line of the EEPROM via a parasitic diode in the DO pin of the EEPROM. Therefore, the power voltage of the EEPROM has an intermediate potential to prevent power-on from being cleared. ...
Page 40
... CS input is changed from [WRITE Hi-Z DO Case in which, during a command entry changed from with a timing that differs by a predetermined minimum number of clocks. Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13) Activation of SK obtaining ...
Page 41
... In the case of a write command, if the number of clocks is smaller than the predetermined value, data is loaded changed from D15 to D0. When, for example shifted from after three clocks, data, which would otherwise have been stored in D15 to D13, is stored D0, while undefined data is stored on the upper side a storage state in which the internal logic has been changed to either ...
Page 42
... Question: EEPROM compatibility table, cross reference Answer: EEPROM compatibility table Product name Key word S-29130ADPA EE,1KB,DIP,3W S-93C46ADP S-29130AFJA-TB EE,1KB,SOP1,3W S-93C46AFJ-TB S-29130ADFJA-TB EE,1KB,SOP2,3W S-93C46ADFJ-TB S-29131ADPA EE,1KB,DIP,3W,PROT S-29131AFJA-TB EE,1KB,SOP1,3W,PROT S-29220ADPA EE,2KB,DIP,3W S-29220AFJA-TB EE,2KB,SOP1,3W S-29220ADFJA-TB EE,2KB,SOP2,3W S-29221ADPA EE,2KB,DIP,3W,PROT S-29221AFJA-TB EE,2KB,SOP1,3W,PROT ...
Page 43
... S-24C04AFJA-TB-01 EE,4KB,SOP,2W S-24C08ADPA-01 EE,8KB,DIP,2W S-24C08AFJA-TB-01 EE,8KB,SOP,2W S-24C16ADPA-01 EE,16KB,DIP,2W S-24C16AFJA-TB-01 EE,16KB,SOP,2W S-29L130AFE-TB EE,1KB,SOP1,3W,L/V S-29L130ADFE-TB EE,1KB,SOP2,3W,L/V S-29L131ADFE-TB EE,1KB,SOP2,3W,L/V,PROT S-29L220AFE-TB EE,2KB,SOP1,3W,L/V S-29L220ADFE-TB EE,2KB,SOP2,3W,L/V S-29L221ADFE-TB EE,2KB,SOP2,3W,L/V,PROT S-29L330AFE-TB EE,4KB,SOP1,3W,L/V S-29L330ADFE-TB EE,4KB,SOP2,3W,L/V S-29L331ADFE-TB EE,4KB,SOP2,3W,L/V,PROT <Remarks> FAQ No.: 12007 NM24C04(05)LEM8 AT24C04N-10SI-2.5 NM24C08(09)LEN AT24C08-10PI-2.5 NM24C08(09)LEM8 AT24C08N-10SI-2 ...
Page 44
... S-29xx1A and S-29x94A protect 50% of memory, starting with the leading address. CS, /CS (/CS: S-29x55A, S-29x94A input pin used to select the execution of a command selected using “H” and deselected using “L” (the reverse is true for /CS) /CS is useful on the interface of the microcomputer (L active is mainly used for the microcomputer). ...
Page 45
... FAQ No.: 12006 44 ...
Page 46
... Concept of the compatibility, features, and markets of the S-29 series Answer: [Compatibility of the EEPROM] In terms of memory, most SII EEPROMs are compatible with our competitors’ standard products in their operation codes. If another company’s product replaced by a corresponding SII product, the DC/AC specifications desired by the user must be carefully determined. ...
Page 47
... Question: How are operation codes classified? A: [EEPROM operation codes] In the serial EEPROM, the operation codes can be classified into several types. Our competitors have released products compatible with each type of operation code. The key words of the operation codes are given below. 3-wire ...
Page 48
... IICBUS. TV set maker will be main market. 4. SPI: The key word is “25C.” Not compatible with SII. Under development. Composed of four pins: three input pins CS, SCK, and SI, and an input pin SO. In the case of the EEPROM, the advantages are high speed (5 MHz at 5v) and a high capacity (128 Kbytes). ...
Page 49
... Program enable, EWES or PEN Enables write operations (WRITE) [Note] When the power to the EEPROM is turned on, the internal circuit of the IC is reset and the program disable mode is entered. Thus, following power-on, the program enable command must be entered in order to write data. Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13(Wednesday)) ...
Page 50
... Memory space: In the case of the S-29130A (64 words X 16 bits) Address <Remarks> FAQ No.: 12003 Data Memory space in which a command can be used to write 64 words data freely 49 ...
Page 51
... What about the basic terms. (continuous read, sequential read)? Answer: - Continuous read, sequential read Function by which data is read from a specified address using a read command, followed by the output of the next address. This is useful when there is a large amount of user data (ex.: ID codes ...
Page 52
... FAQ No.: 12002 51 ...
Page 53
... Answer: 1. Electrically Erasable Programmable Read Only Memory - Why this memory is referred to as “read only” despite the fact that it enables data to be rewritten? The EEPROM requires a longer time for writing than a RAM used exclusively for reading. - What is the “memory”? Elements storing data. Data is generally represented by the digits “ ...