AT80C51RD2 Atmel Corporation, AT80C51RD2 Datasheet - Page 58

• Manufacturer Part Number: AT80C51RD2
• Manufacturer: Atmel Corporation

Specifications of AT80C51RD2

• Max. Operating Frequency: 60 MHz
• Cpu: 8051-12C
• Max I/o Pins: 32
• Spi: 1
• Uart: 1
• Sram (kbytes): 1.25
• Operating Voltage (vcc): 2.7 to 5.5
• Timers: 4
• Watchdog: Yes

15. Hardware Watchdog Timer
15.1
58
Using the WDT
AT80C51RD2
The WDT is intended as a recovery method in situations where the CPU may be subjected to
software upset. The WDT consists of a 14-bit counter and the WatchDog Timer Reset
(WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user
must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is
enabled, it will increment every machine cycle while the oscillator is running and there is no way
to disable the WDT except through reset (either hardware reset or WDT overflow reset). When
WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.
To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR loca-
tion 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to
WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH)
and this will reset the device. When WDT is enabled, it will increment every machine cycle while
the oscillator is running. Therefore, the user must reset the WDT at least every 16383 machine
cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write
only register. The WDT counter cannot be read or written. When WDT overflows, it will generate
an output RESET pulse at the RST-pin. The RESET pulse duration is 96 x T
T
tions of code that will periodically be executed within the time required to prevent a WDT reset.
To have a more powerful WDT, a 2
ranking from 16 ms to 2s @ F
description,
Table 15-1.
WDTRST - Watchdog Reset Register (0A6h)
Reset Value = XXXX XXXXb
Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.
CLK PERIPH
= 1/F
Table
7
-
WDTRST Register
CLK PERIPH
15-1.
6
-
. To make the best use of the WDT, it should be serviced in those sec-
osc
= 12 MHz. To manage this feature, refer to WDTPRG register
5
-
7
counter has been added to extend the Time-out capability,
4
-
3
-
2
-
CLK PERIPH
1
-
4113D–8051–01/09
, where
0
-