ATUC64D3 Atmel Corporation, ATUC64D3 Datasheet - Page 116

• Manufacturer Part Number: ATUC64D3
• Manufacturer: Atmel Corporation

Specifications of ATUC64D3

• Flash (kbytes): 64 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 48 MHz
• Cpu: 32-bit AVR
• # Of Touch Channels: 25
• Hardware Qtouch Acquisition: Yes
• Max I/o Pins: 51
• Ext Interrupts: 51
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 1
• Twi (i2c): 2
• Uart: 3
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 16
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0 to 3.6
• Operating Voltage (vcc): 3.0 to 3.6
• Fpu: No
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 7
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

Table 9-10.
116
st.b
st.b{cond4}
st.d
st.h
st.h{cond4}
st.w
st.w{cond4}
stcond
stdsp
sthh.w
AVR32
Load/Store Operations (Continued)
C
C
C
E
E
E
C
C
C
E
E
C
C
C
E
E
E
C
C
C
E
E
E
C
C
E
E
Rp++, Rs
--Rp, Rs
Rp[disp], Rs
Rp[disp], Rs
Rb[Ri<<sa], Rs
Rp[disp], Rs
Rp++, Rs
--Rp, Rs
Rp, Rs
Rp[disp], Rs
Rb[Ri<<sa], Rs
Rp++, Rs
--Rp, Rs
Rp[disp], Rs
Rp[disp], Rs
Rb[Ri<<sa], Rs
Rp[disp], Rs
Rp++, Rs
--Rp, Rs
Rp[disp], Rs
Rp[disp], Rs
Rb[Ri<<sa], Rs
Rp[disp], Rs
Rp[disp], Rs
SP[disp], Rs
Rp[disp], Rx:<part>,
Ry:<part>
Rb[Ri<<sa],
Rx:<part>, Ry:<part>
Store with post-increment.
Store with pre-decrement.
Store byte with displacement.
Indexed Store byte.
Store byte with displacement if condition
satisfied.
Store with post-increment.
Store with pre-decrement.
Store doubleword
Store double with displacement
Indexed Store double.
Store with post-increment.
Store with pre-decrement.
Store halfword with displacement.
Indexed Store halfword.
Store halfword with displacement if
condition satisfied.
Store with post-increment.
Store with pre-decrement.
Store word with displacement.
Indexed Store word.
Store word with displacement if condition
satisfied.
Conditional store with displacement.
Store with displacement from SP.
Combine halfwords to word and store with
displacement.
Combine halfwords to word and store
indexed.
*(Rp++) ← Rs[7:0]
*(--Rp) ← Rs[7:0]
*(Rp+ZE(disp3)) ← Rs[7:0]
*(Rp+SE(disp16)) ← Rs[7:0]
*(Rb+(Ri << sa2)) ← Rs[7:0]
if {cond4}
*(Rp+SE(disp9)) ← Rs[7:0]
*(Rp++) ← (Rs+1:Rs)
*(--Rp) ← (Rs+1:Rs)
*(Rp) ← (Rs+1:Rs)
*(Rp+SE(disp16)) ← (Rs+1:Rs)
*(Rb+(Ri << sa2)) ← (Rs+1:Rs)
*(Rp++) ← Rs[15:0]
*(--Rp) ← Rs[15:0]
*(Rp+(ZE(disp3)<<1)) ← Rs[15:0]
*(Rp+(SE(disp16))) ← Rs[15:0]
*(Rb+(Ri << sa2)) ← Rs[15:0]
if {cond4}
*(Rp+SE(disp9<<1)) ← Rs[15:0]
*(Rp++) ← Rs
*(--Rp) ← Rs
*(Rp+(ZE(disp4)<<2)) ← Rs
*(Rp+(SE(disp16))) ← Rs
*(Rb+(Ri << sa2)) ← Rs
if {cond4}
*(Rp+ZE(disp9<<2)) ← Rs
SREG[Z] ← SREG[L]
if (SREG[L])
*(Rp+(SE(disp16))) ← Rs
*( (SP && 0xFFFF_FFFC)
+(ZE(disp7)<<2)) ← Rs
*(Rp+(ZE(disp8)<<2)) ←
{Rx:<part>, Ry:<part>}
*(Rb+(Ri << sa2)) ← {Rx:<part>,
Ry:<part>}
32000D–04/2011
1
1
1
1
1
2
1
1
1
1
1
1
1
1
1
1
2
1
1
1
1
1
2
1
1
1
1