SAM9263 Atmel Corporation, SAM9263 Datasheet - Page 30

• Manufacturer Part Number: SAM9263
• Manufacturer: Atmel Corporation

Specifications of SAM9263

• Flash (kbytes): 0 Kbytes
• Pin Count: 324
• Max. Operating Frequency: 240 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 160
• Ext Interrupts: 160
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 1
• Uart: 4
• Can: 1
• Ssc: 2
• Ethernet: 1
• Sd / Emmc: 2
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: Yes
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 96
• Self Program Memory: NO
• External Bus Interface: 2
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

Data Float Wait State
30
AT91X40 Series
Figure 18. One Wait State Access
Notes:
Some memory devices are slow to release the external bus. For such devices it is nec-
essary to add wait states (data float waits) after a read access before starting a write
access or a read access to a different external memory.
The Data Float Output Time (t
TDF field of the EBI_CSR register for the corresponding chip select. The value (0 - 7
clock cycles) indicates the number of data float waits to be inserted and represents the
time allowed for the data output to go high impedance after the memory is disabled.
Data float wait states do not delay internal memory accesses. Hence, a single access to
an external memory with long t
internal memory.
The EBI keeps track of the programmed external data float time during internal
accesses, to ensure that the external memory system is not accessed while it is still
busy.
Internal memory accesses and consecutive accesses to the same external memory do
not have added Data Float wait states.
1. Early Read Protocol
2. Standard Read Protocol
ADDR
NWE
MCK
NRD
NCS
(1)
DF
) for each external memory device is programmed in the
DF
1 Wait State Access
will not slow down the execution of a program from
(2)
1354D–ATARM–08/02