STM8L151G3 STMicroelectronics, STM8L151G3 Datasheet - Page 98
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8L151G3
Manufacturer Part Number
STM8L151G3
Description
STM8L-Ultra Low Power-8 bits Microcontrollers
Manufacturer
STMicroelectronics
Datasheet
1.STM8L151G2.pdf
(111 pages)
Specifications of STM8L151G3
Operating Power Supply
1.65 to 3.6 V (without BOR), 1.8 to 3.6 V (with BOR)
Temperature Range
-40 to 85 or 125 °C
5 Low Power Modes
Wait, Low power run, Low power wait, Active-halt with RTC, Halt
Ultralow Leakage Per I/0
50 nA
Fast Wakeup From Halt
5 μs
Max Freq
16 MHz, 16 CISC MIPS peak
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8L151G3U6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8L151G3U6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8L151G3U6TR
Manufacturer:
SAMSUNG
Quantity:
340
Company:
Part Number:
STM8L151G3U6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Option bytes
Table 56.
98/111
Option
OPT0
OPT1
OPT2
OPT3
OPT4
byte
No.
ROP[7:0] Memory readout protection (ROP)
UBC[7:0] Size of the user boot code area
Reserved
IWDG_HW: Independent watchdog
IWDG_HALT: Independent window watchdog off on Halt/Active-halt
WWDG_HW: Window watchdog
WWDG_HALT: Window window watchdog reset on Halt/Active-halt
HSECNT: Number of HSE oscillator stabilization clock cycles
LSECNT: Number of LSE oscillator stabilization clock cycles
Refer to
Option byte description
0xAA: Disable readout protection (write access via SWIM protocol)
Refer to Readout protection section in the STM8L15x and STM8L16x reference manual (RM0031).
0x00: UBC is not protected.
0x01: Page 0 is write protected.
0x02: Page 0 and 1 reserved for the UBC and write protected. It covers only the interrupt vectors.
0x03: Page 0 to 2 reserved for UBC and write protected.
0x7F to 0xFF - All 128 pages reserved for UBC and write protected.
The protection of the memory area not protected by the UBC is enabled through the MASS keys.
Refer to User boot code section in the STM8L15x and STM8L16x reference manual (RM0031).
0: Independent watchdog activated by software
1: Independent watchdog activated by hardware
0: Independent watchdog continues running in Halt/Active-halt mode
1: Independent watchdog stopped in Halt/Active-halt mode
0: Window watchdog activated by software
1: Window watchdog activated by hardware
0: Window watchdog stopped in Halt mode
1: Window watchdog generates a reset when MCU enters Halt mode
0x00 - 1 clock cycle
0x01 - 16 clock cycles
0x10 - 512 clock cycles
0x11 - 4096 clock cycles
0x00 - 1 clock cycle
0x01 - 16 clock cycles
0x10 - 512 clock cycles
0x11 - 4096 clock cycles
Table 28: LSE oscillator characteristics on page
Doc ID 018780 Rev 3
Option description
67.
STM8L151x2, STM8L151x3