71M6513 Maxim, 71M6513 Datasheet - Page 21
71M6513
Manufacturer Part Number
71M6513
Description
The 71M6513 and 71M6513H are highly integrated SoCs with an MPU core, RTC, flash, and LCD driver
Manufacturer
Maxim
Datasheet
1.71M6513.pdf
(104 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
71M6513-IEL
Manufacturer:
TERIDIA
Quantity:
20 000
Company:
Part Number:
71M6513-IGT
Manufacturer:
MITE
Quantity:
8
Part Number:
71M6513-IGT
Manufacturer:
TERIDIA
Quantity:
20 000
Company:
Part Number:
71M6513-IGT/F
Manufacturer:
MAXIM
Quantity:
1 300
Company:
Part Number:
71M6513-IGT/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
71M6513-IGT/F
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
71M6513-IGTR/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
71M6513F-IM
Manufacturer:
TERIDIA
Quantity:
20 000
Company:
Part Number:
71M6513H-IGT
Manufacturer:
TERIDIAN
Quantity:
1 376
Company:
Part Number:
71M6513H-IGT/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
71M6513H-IGTR/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Stack Pointer (SP): The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented before
PUSH and CALL instructions, causing the stack to begin at location 0x08.
Data Pointer: The data pointer (DPTR) is 2 bytes wide. The lower part is DPL, and the highest is DPH. It can be loaded as a 2-
byte register (MOV DPTR,#data16) or as two registers (e.g. MOV DPL,#data8). It is generally used to access external code or
data space (e.g. MOVC A,@A+DPTR or MOVX A,@DPTR respectively).
Program Counter: The program counter (PC) is 2 bytes wide initialized to 0x0000 after reset. This register is incremented
during the fetching operation code or when operating on data from program memory.
PSW.7
PSW.6
PSW.5
PSW.4
PSW.3
PSW.2
PSW.1
PSW.0
Bit
A Maxim Integrated Products Brand
Symbol
RS1
RS0
CV
AC
OV
F0
P
-
Function
Carry flag
Auxiliary Carry flag for BCD operations
General purpose Flag 0 available for user. Not to be confused with the F0 flag
in the CESTATUS register.
Register bank select control bits. The contents of RS1 and RS0 select the working
register bank:
Overflow flag
User defined flag
Parity flag, affected by hardware to indicate odd / even number of “one” bits in the
Accumulator, i.e. even parity.
RS1/RS0
© 2005-2011 Teridian Semiconductor Corporation
00
01
10
11
Table 9: PSW bit functions
Bank selected
Bank 0
Bank 1
Bank 2
Bank 3
3-Phase Energy Meter IC
71M6513/71M6513H
DATA SHEET
(0x08 – 0x0F)
(0x18 – 0x1F)
(0x00 – 0x07)
(0x10 – 0x17)
Location
SEPTEMBER 2011
Page: 21 of 104