IW4051BD Integral Corp., IW4051BD Datasheet

no-image

IW4051BD

Manufacturer Part Number
IW4051BD
Description
Manufacturer
Integral Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IW4051BD
Manufacturer:
HITTITE
Quantity:
101
Analog Multiplexer Demultiplexer
High-Performance Silicon-Gate CMOS
controlled analog switches having low ON impedance and very low
OFF leakage current. Control of analog signals up to 20V peak-to-
peak can be achieved by digital signal amplitudes of 4.5 to 20V (if
V
V
required).
power over the full V
independent of the logic state of the control signals. When a logic
“1”is present at the ENABLE input terminal all channels are off.
binary control inputs, A, B and C, and an ENABLE input. The three
binary signals select 1 of 8 channels to be turned on, and connect
one of the 8 inputs to the output.
• Operating Voltage Range: 3.0 to 18 V
• Maximum input current of 1 μA at 18 V over full package-
• Noise margin (over full package temperature range):
CC
CC
The IW4051B analog multiplexer/demultiplexer is digitally
These multiplexer circuits dissipate extremely low quiescent
The IW4051B is a single 8-channel multiplexer having three
temperature range; 100 nA at 18 V and 25°C
-V
- GND = 3V, a V
EE
level differences above 13V a V
I N T E G R A L
Single-Pole, 8-Position Plus Common Off
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
LOGIC DIAGRAM
CC
CC
-GND and V
PIN 8 = GND
PIN 16 =V
PIN 7 = V
- V
EE
of up to 13 V can be controlled; for
EE
CC
CC
- V
CC
- GND of at least 4.5V is
EE
supply-voltage ranges,
H = high level
L = low level
X = don’t care
Enable
IW4051BN
IW4051BD
IZ4051B
T
H
L
L
L
L
L
L
L
L
A
16
ORDERING INFORMATION
= -55° to 125° C for all packages
Control Inputs
FUNCTION TABLE
PIN ASSIGNMENT
1
16
C
H
H
H
H
X
L
L
L
L
TECHNICAL DATA
IW4051B
Select
H
H
H
H
X
B
L
L
L
L
1
Plastic DIP
A
H
H
H
H
X
L
L
L
L
SOIC
N SUFFIX
D SUFFIX
chip
PLASTIC
SOIC
Channels
None
ON
X0
X1
X2
X3
X4
X5
X6
X7
1

Related parts for IW4051BD

IW4051BD Summary of contents

Page 1

... H = high level L = low level X = don’t care TECHNICAL DATA IW4051B N SUFFIX PLASTIC SUFFIX SOIC 16 1 ORDERING INFORMATION IW4051BN Plastic DIP IW4051BD SOIC IZ4051B chip T = -55° to 125° C for all packages A PIN ASSIGNMENT FUNCTION TABLE Control Inputs ON Enable Select Channels C B ...

Page 2

MAXIMUM RATINGS * Symbol V DC Supply Voltage (Referenced to GND Input Voltage (Referenced to GND Input Current, per Pin IN P Power Dissipation in Still Air D P Power Dissipation per Output Transistor ...

Page 3

DC ELECTRICAL CHARACTERISTICS Symbol Parameter V Minimum High-Level IH Input Voltage, Channel-Select or Enable Inputs V Maximum Low -Level IL Input Voltage, Channel-Select or Enable Inputs I Maximum Input IN Leakage Current, Channel-Select or Enable Inputs I Maximum Quiescent CC ...

Page 4

AC ELECTRICAL CHARACTERISTICS Symbol Parameter t t Maximum Propagation Delay , Analog Input to PHL PLH ( ) Analog Output (Figure 1) R =200kΩ, V =GND Maximum Propagation Delay , Channel-Select PHL PLH 1( 1) Input ...

Page 5

ADDITIONAL APPLICATION CHARACTERISTICS Symbol Parameter B Maximum On Channel R L Bandwidth or 20 log(V Minimum Frequency OUT/IN Response (-3db) f (-40db Feedthrough L 20 log(V Frequency (All Channels OFF) OUT/IN f (-40db) ...

Page 6

INPUT ANALOG OUT ANALOG OUT EXPANDED LOGIC DIAGRAM Ucc Logic Level Conversion ENABLE 8 7 GND 50% t PLH 90% 50% ...

Page 7

Location of marking (mm): left lower corner x=1.369, y=0.223; right higher corner x=1.495, y=0.259. Chip thickness: 0.46±0.02mm PAD LOCATION Pad No Pin ...

Related keywords