CC2420 Chipcon AS, CC2420 Datasheet - Page 79
![no-image](/images/no-image-200.jpg)
CC2420
Manufacturer Part Number
CC2420
Description
2.4 GHz RF Transceiver for IEEE 802.15.4 and ZigBee
Manufacturer
Chipcon AS
Datasheet
1.CC2420.pdf
(85 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CC2420-RTR1
Manufacturer:
COOPER/Bussmann
Quantity:
25 000
Company:
Part Number:
CC2420RGZR
Manufacturer:
TI/CC
Quantity:
9 035
Part Number:
CC2420RGZR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
CC2420RGZT
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
CC2420RTCR
Manufacturer:
TI/CC
Quantity:
18 300
Part Number:
CC2420RTCR
Manufacturer:
TI-CHIPCON
Quantity:
20 000
Company:
Part Number:
CC2420ZRTCR
Manufacturer:
TI-CHIPCON
Quantity:
12 300
Test Output Signals
The two digital output pins SFD and CCA,
can be set up to output test signals
defined
Chipcon AS SmartRF ® CC2420 Preliminary Datasheet (rev 1.0), 2003-11-17
SFDMUX
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
by
Signal output on SFD pin
SFD
ADC_Q[0]
DEMOD_RESYNC_LATE
LOCK_STATUS
MOD_CHIPCLK
MOD_SERIAL_CLK
FFCTRL_FS_PD
FFCTRL_ADC_PD
FFCTRL_VGA_PD
FFCTRL_RXBPF_PD
FFCTRL_LNAMIX_PD
FFCTRL_PA_P_PD
AGC_UPDATE
VGA_PEAK_DET[1]
VGA_PEAK_DET[3]
AGC_LNAMIX_GAINMODE[1]
AGC_VGA_GAIN[1]
VGA_RESET_N
-
-
-
-
-
CLK_8M
XOSC16M_STABLE
FSDIG_FREF
FSDIG_FPLL
FSDIG_LOCK_WINDOW
WINDOW_SYNC
CLK_ADC
ZERO
ONE
IOCFG1.SFDMUX
Table 12. SFD test signal select table
and
Description
Normal operation
ADC, Q-branch, LSB used for random number generation
High one 16 MHz clock cycle each time the demodulator
resynchronises late
Lock status, same as FSCTRL.LOCK_STATUS
Chip rate clock signal during transmission
Bit rate clock signal during transmission
Frequency synthesizer power down, active high
ADC power down, active high
VGA power down, active high
Receiver bandpass filter power down, active high
Receiver LNA / Mixer power down, active high
Power amplifier power down, active high
High one 16 MHz clock cycle each time the AGC updates its gain
setting
VGA Peak detector, gain stage 1
VGA Peak detector, gain stage 3
RF receiver frontend gain mode, bit 1
VGA gain setting, bit 1
VGA peakdetector reset signa, active low.
Reserved
Reserved
Reserved
Reserved
Reserved
8 MHz clock signal output
16 MHz crystal oscillator stabilised, same as the status bit in Table
5
Frequency synthesizer, 4 MHz reference signal
Frequency synthesizer, 4 MHz divided signal
Frequency synthesizer, lock window
Frequency synthesizer, synchronized lock window
ADC clock signal 1
Low
High
SmartRF
IOCFG1.CCAMUX. This is summarized in
Table 12 and Table 13 below.
®
CC2420
Page 79 of 85