LCMXO256 Lattice Semiconductor Corp., LCMXO256 Datasheet - Page 10
LCMXO256
Manufacturer Part Number
LCMXO256
Description
Machxo Family Data Sheet
Manufacturer
Lattice Semiconductor Corp.
Datasheet
1.LCMXO256.pdf
(95 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO256-4M100C
Manufacturer:
LAT
Quantity:
6 613
Company:
Part Number:
LCMXO256C-3M100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LCMXO256C-3M100I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LCMXO256C-3MN0C
Manufacturer:
LATTICE
Quantity:
108
Company:
Part Number:
LCMXO256C-3MN100C
Manufacturer:
Lattice
Quantity:
5
Company:
Part Number:
LCMXO256C-3MN100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO256C-3MN100C
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
LCMXO256C-3MN100I
Manufacturer:
Maxim
Quantity:
3 120
Company:
Part Number:
LCMXO256C-3MN100I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LCMXO256C-3T100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LCMXO256C-3TN100C
Manufacturer:
LATTICE
Quantity:
5 600
Part Number:
LCMXO256C-3TN100C
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the
place and route tool is completely automatic, although an interactive routing editor is available to optimize the
design.
Clock/Control Distribution Network
The MachXO family of devices provides global signals that are available to all PFUs. These signals consist of four
primary clocks and four secondary clocks. Primary clock signals are generated from four 16:1 muxes as shown in
Figure 2-7 and Figure 2-8. The available clock sources for the MachXO256 and MachXO640 devices are four dual
function clock pins and 12 internal routing signals. The available clock sources for the MachXO1200 and
MachXO2280 devices are four dual function clock pins, up to nine internal routing signals and up to six PLL out-
puts.
Figure 2-7. Primary Clocks for MachXO256 and MachXO640 Devices
Routing
12
Clock
Pads
4
2-7
16:1
16:1
16:1
16:1
Primary Clock 0
Primary Clock 1
Primary Clock 2
Primary Clock 3
MachXO Family Data Sheet
Architecture