LCMXO256 Lattice Semiconductor Corp., LCMXO256 Datasheet - Page 25

no-image

LCMXO256

Manufacturer Part Number
LCMXO256
Description
Machxo Family Data Sheet
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LCMXO256-4M100C
Manufacturer:
LAT
Quantity:
6 613
Part Number:
LCMXO256C-3M100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO256C-3M100I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO256C-3MN0C
Manufacturer:
LATTICE
Quantity:
108
Part Number:
LCMXO256C-3MN100C
Manufacturer:
Lattice
Quantity:
5
Part Number:
LCMXO256C-3MN100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO256C-3MN100C
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
LCMXO256C-3MN100C
0
Part Number:
LCMXO256C-3MN100I
Manufacturer:
Maxim
Quantity:
3 120
Part Number:
LCMXO256C-3MN100I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO256C-3T100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO256C-3TN100C
Manufacturer:
LATTICE
Quantity:
5 600
Part Number:
LCMXO256C-3TN100C
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
LCMXO256C-3TN100C
0
Lattice Semiconductor
Device Configuration
All MachXO devices contain a test access port that can be used for device configuration and programming.
The non-volatile memory in the MachXO can be configured in two different modes:
The SRAM configuration memory can be configured in three different ways:
Figure 2-22 provides a pictorial representation of the different programming modes available in the MachXO
devices. On power-up, the SRAM is ready to be configured with IEEE 1149.1 serial TAP port using IEEE 1532 pro-
tocols.
Leave Alone I/O
When using IEEE 1532 mode for non-volatile memory programming, SRAM configuration, or issuing a refresh
command, users may specify I/Os as high, low, tristated or held at current value. This provides excellent flexibility
for implementing systems where reconfiguration or reprogramming occurs on-the-fly.
TransFR (Transparent Field Reconfiguration)
TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting
system operation using a single ispVM command. See Lattice technical note #TN1087, Minimizing System Inter-
ruption During Configuration Using TransFR Technology, for details.
Security
The MachXO devices contain security bits that, when set, prevent the readback of the SRAM configuration and
non-volatile memory spaces. Once set, the only way to clear the security bits is to erase the memory space.
For more information on device configuration, please see details of additional technical documentation at the end
of this data sheet.
• In IEEE 1532 mode via the IEEE 1149.1 port. In this mode, the device is off-line and I/Os are controlled by
• In background mode via the IEEE 1149.1 port. This allows the device to remain operational in user mode
• At power-up via the on-chip non-volatile memory.
• After a refresh command is issued via the IEEE 1149.1 port.
• In IEEE 1532 mode via the IEEE 1149.1 port.
BSCAN registers.
while reprogramming takes place.
2-22
MachXO Family Data Sheet
Architecture

Related parts for LCMXO256