PIC16F616 Microchip Technology Inc., PIC16F616 Datasheet - Page 21

no-image

PIC16F616

Manufacturer Part Number
PIC16F616
Description
14-pin Flash-based, 8-bit Cmos Microcontrollers
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F616-E/SL
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F616-E/ST
0
Company:
Part Number:
PIC16F616-E/ST
Quantity:
30 000
Part Number:
PIC16F616-I/ML
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC16F616-I/SL
Manufacturer:
MICROCHIP
Quantity:
400
Part Number:
PIC16F616-I/SL
Manufacturer:
Microchip Technology
Quantity:
45 197
Part Number:
PIC16F616-I/SL
Manufacturer:
MICROCHIP
Quantity:
20 000
Part Number:
PIC16F616-I/SL
0
Company:
Part Number:
PIC16F616-I/SL
Quantity:
4 790
Company:
Part Number:
PIC16F616-I/SL
Quantity:
4 626
Part Number:
PIC16F616-I/ST
Quantity:
2 000
Part Number:
PIC16F616-I/ST
Manufacturer:
Microchip
Quantity:
30 000
Part Number:
PIC16F616-I/ST
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F616-I/ST
0
Part Number:
PIC16F616T-E/SL
0
2.2.2.4
The PIE1 register contains the peripheral interrupt
enable bits, as shown in Register 2-4.
REGISTER 2-4:
© 2007 Microchip Technology Inc.
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1:
U-0
PIC16F616/16HV616 only. PIC16F610/16HV610 unimplemented, read as ‘0’.
PIE1 Register
Unimplemented: Read as ‘0’
ADIE: A/D Converter (ADC) Interrupt Enable bit
1 = Enables the ADC interrupt
0 = Disables the ADC interrupt
CCP1IE: CCP1 Interrupt Enable bit
1 = Enables the CCP1 interrupt
0 = Disables the CCP1 interrupt
C2IE: Comparator C2 Interrupt Enable bit
1 = Enables the Comparator C2 interrupt
0 = Disables the Comparator C2 interrupt
C1IE: Comparator C1 Interrupt Enable bit
1 = Enables the Comparator C1 interrupt
0 = Disables the Comparator C1 interrupt
Unimplemented: Read as ‘0’
TMR2IE: Timer2 to PR2 Match Interrupt Enable bit
1 = Enables the Timer2 to PR2 match interrupt
0 = Disables the Timer2 to PR2 match interrupt
TMR1IE: Timer1 Overflow Interrupt Enable bit
1 = Enables the Timer1 overflow interrupt
0 = Disables the Timer1 overflow interrupt
ADIE
R/W-0
PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1
(1)
W = Writable bit
‘1’ = Bit is set
CCP1IE
R/W-0
(1)
PIC16F610/616/16HV610/616
R/W-0
C2IE
Preliminary
(1)
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
R/W-0
C1IE
(1)
Note:
(1)
Bit PEIE of the INTCON register must be
set to enable any peripheral interrupt.
U-0
x = Bit is unknown
TMR2IE
R/W-0
(1)
DS41288C-page 19
TMR1IE
R/W-0
bit 0

Related parts for PIC16F616