MB15F02L Fujitsu Media Devices, MB15F02L Datasheet - Page 7

no-image

MB15F02L

Manufacturer Part Number
MB15F02L
Description
Dual Serial Input PLL Frequency Synthesizer
Manufacturer
Fujitsu Media Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MB15F02L
Manufacturer:
FUJITSU
Quantity:
656
Part Number:
MB15F02LPFV1-G-BND
Manufacturer:
FUJI/富士电机
Quantity:
20 000
Part Number:
MB15F02LPV1-G-EF
Manufacturer:
FUJITSU
Quantity:
5 363
www.DataSheet4U.com
1. Pulse Swallow Function
The divide ratio can be calculated using the following equation:
f
f
M:
N:
A:
f
R:
2. Serial Data Input
Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of IF/RF-PLL
sections, programmable reference dividers of IF/RF PLL sections are controlled individually.
Serial data of binary data is entered through Data pin.
On rising edge of clock, one bit of serial data is transferred into the shift register. When load enable signal is high,
the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.
Table1. Control Bit
(1) Shift Register Configuration
VCO
VCO
OSC
LSB
FUNCTIONAL DESCRIPTIONS
:
:
= {(M
C
N
1
1
CN1
Programmable Reference Counter
H
H
L
L
Output frequency of external voltage controlled oscillator (VCO)
Preset divide ratio of dual modulus prescaler (16 or 32 for IF-PLL, 64 or 128 for RF-PLL)
Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
Preset divide ratio of binary 7-bit swallow counter (0
Reference oscillation frequency
Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)
C
N
2
2
Control bit
CNT1, 2
R1 to R14
T1, 2
X
Note: Data input with MSB first.
N) + A}
T
1
3
T
4
2
CN2
f
OSC
H
H
R
L
L
5
1
: Control bit
: Divide ratio setting bits for the programmable reference counter (5 to 16,383) [Table. 2]
: Test purpose bit
: Dummy bits(Set “0” or “1”)
R
R (A < N)
6
2
R
The programmable reference counter for the IF-PLL.
The programmable reference counter for the RF-PLL.
The programmable counter and the swallow counter for the IF-PLL
The programmable counter and the swallow counter for the RF-PLL
7
3
R
8
4
Data Flow
R
9
5
10
R
6
11
R
7
12
R
8
Destination of serial data
13
R
9
A
14
127)
10
R
15
11
R
16
12
R
17
13
R
18
14
R
19
X
MB15F02L
20
X
[Table. 1]
[Table.3]
21
X
22
X
MSB
X
23
7

Related parts for MB15F02L