MAX108 Maxim, MAX108 Datasheet - Page 19

• Manufacturer Part Number: MAX108
• Description: 5V / 1.5Gsps / 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
• Manufacturer: Maxim

formance specifications are determined by a single-
ended clock drive of +4dBm (500mV clock signal
amplitude). To avoid saturation of the input amplifier
stage, limit the clock power level to a maximum of
+10dBm.
The advantages of differential clock drive (Figure 13b,
Table 5) can be obtained by using an appropriate
balun or transformer to convert single-ended sine-wave
sources into differential drives. The precision on-chip,
laser-trimmed 50Ω clock-termination resistors ensure
excellent amplitude matching. See Single-Ended Clock
Inputs (Sine-Wave Drive) for proper input amplitude
requirements.
Figure 13a. Single-Ended Clock Input Signals
Figure 13c. Single-Ended ECL Clock Drive
NOTE: CLKCOM = 0V
+0.5V
-0.5V
NOTE: CLKCOM = -2V
-0.8V
-1.8V
Differential Clock Inputs (Sine-Wave Drive)
______________________________________________________________________________________
On-Chip 2.2GHz Track/Hold Amplifier
CLK+
CLK+
CLK- = 0V
CLK- = -1.3V
t
±5V, 1.5Gsps, 8-Bit ADC with
t
Configure the MAX108 for single-ended ECL clock
drive by connecting the clock inputs as shown in Figure
13c (Table 5). A well-bypassed V
essential to avoid coupling noise into the undriven
clock input, which would degrade dynamic perfor-
mance.
Drive the MAX108 from a standard differential (Figure
13d, Table 5) ECL clock source by setting the clock ter-
mination voltage at CLKCOM to -2V. Bypass the clock-
termination return (CLKCOM) as close to the ADC as
possible with a 0.01µF capacitor connected to GNDI.
Figure 13b. Differential Clock Input Signals
Figure 13d. Differential ECL Clock Drive
+0.5V
-0.5V
NOTE: CLKCOM = 0V
-0.8V
-1.8V
NOTE: CLKCOM = -2V
Single-Ended Clock Inputs (ECL Drive)
Differential Clock Inputs (ECL Drive)
CLK+
CLK+
BB
supply (-1.3V) is
CLK-
CLK-
t
t
19