XR16L580 Exar Corporation, XR16L580 Datasheet - Page 27

no-image

XR16L580

Manufacturer Part Number
XR16L580
Description
Smallest 2.25 to 5.5V Uart With 16-Byte Fifo And Power-save
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XR16L580IL-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Company:
Part Number:
XR16L580IL-F
Quantity:
15 000
Part Number:
XR16L580IL-FN
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
XR16L580IL24-F
Manufacturer:
EXAR
Quantity:
1 975
Part Number:
XR16L580IL24-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XR16L580ILTR-F
Quantity:
5 000
Part Number:
XR16L580IM-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XR16L580IM-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
XR16L580IMTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
áç
áç
REV. 1.2.0
LCR[1-0]: TX and RX Word Length Select
These two bits specify the word length to be transmitted or received.
LCR[2]: TX and RX Stop-bit Length Select
The length of stop bit is specified by this bit in conjunction with the programmed word length.
LCR[3]: TX and RX Parity Select
Parity or no parity can be selected via this bit. The parity bit is a simple way used in communications for data
integrity check. See
LCR[4]: TX and RX Parity Select
If the parity bit is enabled with LCR bit-3 set to a logic 1, LCR BIT-4 selects the even or odd parity format.
LCR[5]: TX and RX Parity Select
If the parity bit is enabled, LCR BIT-5 selects the forced parity format.
áç
áç
Logic 0 = No parity.
Logic 1 = A parity bit is generated during the transmission while the receiver checks for parity error of the data
character received.
Logic 0 = ODD Parity is generated by forcing an odd number of logic 1’s in the transmitted character. The receiver
must be programmed to check the same format (default).
Logic 1 = EVEN Parity is generated by forcing an even number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format.
LCR BIT-5 = logic 0, parity is not forced (default).
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 0, parity bit is forced to a logical 1 for the transmit and receive data.
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 1, parity bit is forced to a logical 0 for the transmit and receive data.
Table 9
for parity selection summary below.
SMALLEST 2.25V TO 5.5V UART WITH 16-BYTE FIFO AND POWERSAVE
BIT-1
BIT-2
0
0
1
1
0
1
1
LENGTH
BIT-0
5,6,7,8
W
6,7,8
0
1
0
1
ORD
5
27
S
W
TOP BIT LENGTH
(B
ORD LENGTH
5 (default)
1 (default)
IT TIME
1-1/2
6
7
8
2
(
S
))
XR16L580

Related parts for XR16L580