WM8580AGEFT Wolfson Microelectronics Ltd., WM8580AGEFT Datasheet - Page 43

• Manufacturer Part Number: WM8580AGEFT
• Description: Multichannel Codec with S/pdif Transceiver
• Manufacturer: Wolfson Microelectronics Ltd.

Production Data
w
Table 33 DAC Clock Control
ADC INTERFACE
The ADC_CLKSEL register selects the ADC clock source from ADCMCLK, PLLACLK, PLLBCLK, or
MCLK. However, if the S/PDIF receiver is active, PLLACLK and PLLBCLK are invalid for ADC
operation, so the choice is limited to ADCMCLK (default) or MCLK.
The rate that the ADC operates at is determined by the ADC Rate module. It calculates the rate
based on the digital routing setup. If the ADC is sourced by the PAIF Transmitter, PAIFTX_LRCLK is
used in the rate calculation. If the ADC is sourced by the SAIF Transmitter (and PAIF Transmitter
has another source), SAIF_LRCLK is used in the rate calculation. If the S/PDIF Transmitter (only) is
sourcing the ADC, then the rate is set by the ADC_RATE register bits.
The ADC clock source can be independent from the DACs and PLLs, however for optimum
performance, it is recommended that where possible, clock sources on the WM8580 are
synchronous. Performance may be degraded if this condition is not met.
Figure 27 ADC Clock Selection
REGISTER
ADDRESS
Control 1
CLKSEL
DAC
R15
08h
0Fh
R8
BIT
1:0
8
RX2DAC_MODE
DAC_CLKSEL
LABEL
DEFAULT
00
0
DAC clock source
DAC oversampling rate and power down
control (only valid when DAC_SRC = 00,
DAC1 data sourced from S/PDIF receiver)
00 = MCLK pin
01 = PLLACLK
10 = PLLBCLK
11 = MCLK pin
0 = SFRM_CLK determines
oversampling rate, DACs 2/3 powered
down
1 = PAIFRX_LRCLK determines
oversampling rate, DACs 2/3 source
PAIF Receiver
DESCRIPTION
PD Rev 4.3 August 2007
WM8580
43