AMBE-1000 Digital Voice Systems, Inc., AMBE-1000 Datasheet - Page 57

• Manufacturer Part Number: AMBE-1000
• Manufacturer: Digital Voice Systems, Inc.

6.7
The AMBE-1000 is not recommended for new designs.
CHS_O_STRB
Please refer to the AMBE-2000/2020 product line.
CHP_RDN
Slip Enable
In any real time communication system, clock skew issues must be anticipated to keep
the flow of data smooth from one end of the system to the other. The SLIP_EN (pin
95) signal allows the encoder of the AMBE-1000™ to react to small slips in the encoder
channel signals.
channel produces the signals for the transfer of data.
channel will then likely be driven by this timing, the necessity of controlling slip
becomes a moot point.
On the other hand, when the AMBE-1000™ is set up in a passive mode, and the
channel clocking signals are asynchronous to the A/D-D/A timing, then the small
amount of skew between these clocks needs to be adjusted for. A high value on the
SLIP_EN signal enables a small algorithm within the AMBE-1000™ that adjusts this
timing based on the change in the response time to the EPR signal. As the controller
responds to the encoder frames needing to be clocked out of the chip, the AMBE-
1000™ looks at the time it takes to respond to the EPR signal. This response time is
defined as the time from the rising edge of EPR to the first falling edge of CHP_RDN (for
parallel mode) or to the first falling edge of CHS_O_STRB (for serial mode). If this
response time increases over time (it should only be slipping slowly) the AMBE-1000™
will adjust the EPR period to be slightly longer for a frame to bring the timing back into
synchronization. Likewise if the response time to the EPR signal tends to decrease over
time, then the AMBE-1000™ makes the opposite adjustment of decreasing a single
frames EPR period to adjust to the skew.
response time are made over many frames to average out any jitter that this time is
likely to encounter.
Figure 6-B Response Time to EPR in Passive Parallel and Serial Mode
Any time the AMBE-1000™ encoder channel is in one of the passive modes and the
channel timing is asynchronous to the A/D-D/A clock (very rarely are these two
interfaces coupled) then the SLIP_EN pin should be set active high.
EPR
or
The AMBE-1000 is not recommended for new designs.
Response Time
Please refer to the AMBE-2000/2020 product line.
When the AMBE-1000™ is in active (parallel or serial) mode, the
Visit us at www.dvsinc.com
page 57
20 Msecs
The measurements of the change in
Because the transmission